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ABSTRACT
Design For Manufacturing (DFM) is a TQM methodology by which
inherently producible products can be manufactured with high yields,
short turnaround time and great flexibility. The key to the success of
any DFM program lies in increased accuracy in the modeling of the
process and product designs, product simulations and effective
manufacturing feedback of key parametric data. That is, properly
modeling and simulating designs with data which reflects current
fabrication capabilities has the most lasting influence in the
performance of products. It is this area that is tackled in the
methodology developed hereafter; a method by which to feedback and
feedforward parametric data critical to the performance of Digital VLSI
systems for performance prediction purposes. In this method, integrated
circuit and applied statistics concepts are used jointly to perform
analyses and inferences on response variables as a function of key
processing and design variables that can be statistically controlled.
Furthermore, an experimental design procedure utilizing electrical
simulation is proposed to efficiently collect data and test previously
proposed hypotheses. Conclusions are finally made with regard to the
usefulness and outreach of this method, as well as those areas affected
by the behavior of the performance predictors, both in the design and
manufacturing stages ofVLSI
engineering.
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INTRODUCTION
1.1 Introduction
Design for Manufacturing (DFM) is a methodology by which
inherently producible products can be manufactured with high yields,
short turnaround time and great flexibility. There are several ways to
achieve these objectives. One such way is by reducing variability levels
in fabrication processes and thus increase capabilities on the individual
process steps, as well as whole processes for mass production. Another
way to attain this is by realistic characterization of processes, leading to
models which can be used at the circuit design level in order to prevent
violations of physical and electrical rules that could hinder performance
of the overall system.
The key to the success of any DFM program lies in increased
accuracy in the modeling of the process and product designs, product
simulations and effective manufacturing feedback of key parametric data.
It is this area which proves most effective when dealing with the
interactions between manufacturing and design. That is, properly
modeling and simulating
designs with data which reflects current
fabrication capabilities has the most lasting influence in the
performance of products.
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This has been the motivation behind geometric (drawn) rule
generation and electrical parameter extraction for very large scale
integrated (VLSI) systems. Even though correctly drawn structures are
necessary for integrated (semiconductor) circuits to attain the desired
topology, electrical characterization and device parameter extraction are
indispensable to predict actual performance of the product.
The Simulation Program for Integrated Circuit Engineering (SPICE)
has long been regarded as essential in the simulation of digital and
analog circuits of any sort, both academically and industrially. This
program has the flexibility to choose between different models and fill
out as many parameters as necessary for the desired accuracy level.
Moreover, it will take into consideration the interconnection structure of
the system and will interrelate the inherent device physics that underlie
the elements which compose it.
Other tools which have recently become available to those in the
area of DFM includes statistical analysis. Statistics has successfully
been used in various disciplines. This has allowed the use of more
stringent control and specifications, making processes and products
more reliable and reproducible than ever before. Nevertheless,
techniques like those of descriptive statistics, capability analyses, design
of experiments and statistical process control (SPC) are very new to those
working in the
semiconductor industry.
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1.2 Problem Statement, Objectives and Hypothesis
Variability is inherent to any manufacturing process. Quality is a
feature that is hard to attain, and even harder to maintain. Rochester
Institute of Technology has made it one of their goals to "make students
more aware of high-quality engineering and
manufacturing"
so as "to
make the companies graduates work for more competitive in the world
market."[4] With this five-year goal in mind, the student-run integrated
circuit (IC) factory should undergo a current-capability analysis in order
to assess what specific objectives will allow the achievement of the goal
stated above. This subsection will consider the general problem being
faced by design and manufacturing efforts, as well as the desired
objectives and hypotheses that must be provided.
1.2.1 Problem Statement
Precision, accuracy, quality and reliability and high performance
are goals that both VLSI designers and IC manufacturers have in
common. The metrics for these goals can be in the form of high-yield,
low turnaround time lowest cost objectives, as well as in the form of
high-performance, low-power, short time delay. Whatever they may be
called, they are genuine concerns that affect the
relationships between
both sides of the overall process which results in semiconductor
electronic systems. Nevertheless, the way to achieve these objectives is
not well understood.
To begin with, designers need proper characterization of devices
and well-defined parameters in order to design according to realistic
constraints and specification limits within which the systems will work
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properly. On the other hand, manufacturers have the everlasting
nuisance of dealing with the idealistic and highly controlled conditions
in which designers simulate, verify and test systems to be manufactured;
this is a set of circumstances that rarely occurs in reality. There is
obviously a lack of detailed and timely communication between the two
parts that make up the entire process.
A comparison between design-side and manufacturing-side results
is necessary. These results are to be thoroughly analyzed. Furthermore,
characterizations of the performance that is supposed to be attainable
and that is actually obtained should be compared. Finally,
recommendations will be made to close the gap between the ideal design
and the actual product in future efforts. A means to visualize the
method that needs to be used to solve this problem will be provided
through the detailed application of this procedure to a product (design)
at the R.I.T. Fab.
1.2.2 Objectives
This study intends to concentrate on the
feedback path existing
from the manufacturing stage to the design
stage. A method will be
developed by which tools such as SPICE will provide realistic indicators
of the attainable performances from the target manufacturing conditions
under which the VLSI systems will be fabricated. This will include a
detailed analysis of the interactions between each of the different factors
that affect this feedback, as well as techniques for obtaining the most
significant results out of the information available for characterization
of the fabrication processes that affect designs running through them.
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Moreover, recommendations for future work will be drawn from the
results obtained out of this methodology.
Because of the large span ofvariables that affect the feedback from
fabrication to design, there needs to be some kind of control in order to
better understand the most important ones. Theoretical background
from both stages of the production process will be used to reduce the
total set of variables to the maximum extent possible, by understanding
the relationships between all of them. Statistical tools of analysis and
inference will be used to define the subset of interactions which can
currently be studied and which will produce the largest results among
those variables available for study.
Finally, there is a need for examples of the usefulness of this
method is noticed. Therefore, a simple application of this method to the
nMOS inverter will be considered, results will be outlined and
conclusions stated in order to foresee practical uses of this method and
possible expansion of it into other areas that affect the relationships
between manufacturing and design.
1.2.3 Hypothesis
With all the tools, techniques and theory available, a solution is
proposed. This solution specifies a set of steps by which manufacturing
data can influence design work, as well as factors such as cost and yield.
This is shown in figure 1 (page 7 above). It can be seen that the nature
of the interactions between manufacturing and design is complex, no
matter how simplified the model may be. The methodology to follow
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involves analysis and manipulation of data in both manufacturing and
design. It is important to notice that the major emphasis of this model
is in circuit performance characterization. This is why there is only a
weak link between manufacturing and design involving layout design
rules.
It is most important to notice the series of steps required rather
than the work involved in each of them. This is because one of the goals
of this study is to be able to expand this reasoning into more detailed
research as well as into other areas that affect the relationships between
fabrication and design work. The hypothesis is that this method works
and can be used to simulate realistically any effects of manufacturing
variability at the design stage, therefore reducing the probability of
product failure once fabrication has begun. Moreover, it is hypothesized
that the effects of machine and process capabilities can be accounted for
at design level in order to reduce the aftermath of problems that may
occur otherwise.
1.3 General Assumptions and Justifications
The material and method here presented are largely simplified due
to the real size of the problem being dealt with here. The true size and
quantity of relationships that exist between
design and manufacturing
are too many to handle in a single effort of the
size of this one. Thus,
some assumptions and justifications are given in order to better
understand the problem space that will be covered by the solution being
-8- 3- Ignacio q. 1.1. 94.
proposed hereafter.
The first assumption is that the layout design rules that provide
geometric data (which defines areas of capacitive and resistive
importance) are held true. That is, their effects on performance will not
be tested and their validity will not be questioned for the purposes of this
research. The justification behind this is that the number of variables
that can therefore be held constant will increase and the problem space
will converge into a more manageable one. Otherwise, Interactions that
occur due to the geometry of structures as far as performance and device
parametrics are concerned would make the problem far too complex.
This implies a need to investigate what effects geometry considerations
will have on performance when variations in sizes come to play after the
manufacturing process. This is beyond the reach of this research.
Another assumption that is made refers to the sole use of SPICE
as a characterization tool. There are many more tools that can be used
to characterize circuits. Nevertheless, SPICE has been regarded as a
standard throughout academic and industrial environment. The models
contained in this package are thorough enough for the purposes of this
project. Even though there are many models, the treatment will only be
made at an empirical level. Certainly there are other more involved and
thorough models to consider, but due to the simplifications that are sure
to exist in this study the need for such
models is somewhat irrelevant.
A third assumption considered here is that capability studies, as
important as they are to the factory environment,
come into play to
determine the variability that is relevant
to those causes which affect
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performance in any way. Certainly, complete studies of this sort would
prove more insightful and could show how to improve accuracy and
precision in mass production. Nevertheless, the broad nature of this
research cannot concentrate on this matter alone and must consider
only those results which are of importance to the overall circuit
performance assessment as related to the variables under study.
Another assumption that is being used here is that of the limited
extent of knowledge that can be used as far as Statistics and Design of
Experiments is concerned. This will certainly have the effect of
simplifying matters more than if more thorough knowledge regarding
such disciplines was available. Nevertheless, the analysis, inferences
and results obtained from the use of this disciplines will be robust in
their nature and should not mislead future efforts in this area of
research.
Finally, even though there are many tools available for the circuits
being studied, only those which are mostly encountered at
Rochester
Institute of Technology's Computer Engineering and Microelectronic
Engineering departments will be
considered. The reason for this is that
the lack of technical support could result in serious setbacks, an
impossibility to complete the study and
could even make the conclusions
become unreliable due to the inability to prove the usefulness of the
methodology developed in
theory.
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THEORETICAL BACKGROUND
Parameter extraction is a very important part of any successful
DFM effort. It is recognized that without accurate models used by
designers of VLSI structures, faulty products result and variation
remains out of control throughout the process. It is of particular
interest for designers to have reliable measures of quality from the
manufacturing side, especially in a quantitative form usable within the
models available.
It is because of this reasoning that tools such as SPICE, were
made available. SPICE was first developed at the University ofCalifornia
at Berkeley with the goal of analyzing integrated circuits by simulating
models containing parameters which demonstrate the effects of
manufacturing process changes on circuit performance. Furthermore, it
became a standard which has played a central role in the development of
proprietary and commercial tools of similar,
but enhanced features.
Tools such as the Mentor
Graphics'
Accusim, Meta-Software's HSPICE
and others have become more common nowadays. Some tools have
become more accepted than others, making it difficult to chose among
them. Due to its similarity to the original SPICE, its compatibility to
CAD tools currently used, and its
straight forward operation HSPICE is a
good example of integrated circuit modeling software tools that has been
well accepted in the engineering world.
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Selection by designers of the correct model within the program is
essential for validation of the work done prior to manufacturing
procedures. Several models exist within each of the tools that can be
chosen for particular applications. Most frequently, corporations will
have their own circuit models for use in simulators and validation tools.
In the academic world, on the other hand, models inherent to the
program are accepted as such, unless research has been conducted to
find more accurate ones.
In this particular study, due to its focus, as well as its approach, a
simple model will prove very helpful in simplifying the methodology being
developed. Problems associated with more complex models, as well as
the inclusion of large numbers of parameters within a particular model
will be left for future research efforts to solve. Therefore, an empirical
model has been chosen for use in the methodology that will be discussed
in the following chapter.
Integrated circuits are quite complex in their behavior and the
ways to understand them. Most of the design world looks at VLSI
structures as sets of switches with a number of resistances and
capacitances which hinder their performance. Nevertheless, the
individual
"switches"
are dealt with in a very simplistic manner. On the




which are composed of elements
rather complex themselves. This discrepancy between the two worlds has
made a large impact In the development of feedback lines from
manufacturing to
design in order to reduce variation in the
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characteristics of circuits, increase yield, turnaround time, etc.
Obviously, there is a need for a middle ground between both views.
In this chapter it is intended to provide a broad enough set of
concepts to provide for a basis from which to extract the necessary tools
for method-building and analysis essential thereafter. A knowledge base
is drawn from a very diverse number of places, centering around SPICE
modeling. These include software modeling, such as that used in SPICE,
MOSFET theory, Inverter circuit theory, Statistics (Descriptive and
Analytical), Design of Experiments, manufacturing issues such as yield,
cost of ownership and others which are impacted by the performance and
manufacturability of the circuits processed in the VLSI industry. All of
the cohcepts that are necessary in order to understand the methodology
developed and explained in subsequent chapters is discussed below.
2.1 SPICE MOSFET Modeling
Transistors, whether pMOS or nMOS, have a number of
characteristics which are becoming more and more important to consider
in order to achieve the speeds and densities which are currently sought
after. Their modeling is essential
in order to properly predict behaviors of
small and large structures as well as be able to assess the speed and
power dissipation desired for the VLSI product being designed. SPICE
contains models that are accurate and thorough enough to fulfill the
needs of both design and fabrication. Also, it can fully characterize the
elements which are so essential to performance
in IC circuits. Moreover,
-13- 3. Ignacio q. 1.1. 94.
it provides the tools to simulate larger basic elements, such as inverters,
which define the essential structure which all digital circuits in
integrated circuit design can be reduced to in the end. SPICE's empirical
model (level 3) contains a number of parameters which have both design
and fabrication theory behind them. Because of this reason, a general
discussion of each of those parameters and their theory are essential to
the better understanding of the method discussed subsequently.
For VLSI applications of programs like HSPICE, circuit models are
defined by the MOSFET model and element parameters, and two
submodels selected by the CAPOP (MOSFET gate
capacitances'
model)
and ACM (Area Calculation Method for bulk diode model determination)
parameters [ 1 ]. The selection of the MOSFET model type depends on the
electrical parameters critical to the application. In this case, the number
of parameters is to be reduced substantially to try out the method of
interest to the minimum few required for meaningfulness.
The MOS transistor is described by use of an element and a
.MODEL statement (just as in SPICE). The element statement defines
the connectivity of the transistor, as well as referencing the .MODEL
statement. The .MODEL statement defines the transistor operation as
that of an n- or p-channel device, its level and other model parameters of
interest. The CAPOP parameter is associated with the MOS model.
Depending on its value, different capacitor
models are used to model the
MOS gate capacitance. Modeling of the bulk-to-source and bulk-to-dram
diodes are selected by the ACM parameter, which controls the geometry of
the source and drain diffusions, resistance, capacitance and DC
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characteristics [1]. There are intricate details concerning the correct use
of each of this modeling options and submodels, which are left to the
manuals to explain in a more thorough manner. The CAPOP and ACM
parameters will specify the set of equations to use in the calculation of
capacitances, resistances and areas of importance. This feature is of
importance in the methodology explained in chapter 3, since some of
these parameters need to be held constant somehow and this provides a
simple method for doing so.
Certainly, different processes will have different emphases on
different variables available for modeling. Nevertheless, having an
empirical (level 3) model there are certain parameters that because of
their importance, need a brief explanation. These are shown in table 1
along with a short definition, default value and units used for each of
them.
Table 1
Empirical Model HSPICE Parameters























1 .0 DC model selector. 3 is for Empirical Model.
3.453E-4 Oxide capacitance per unit gate area.
0.2 Saturation field factor, for X calculation.
2.0E-5 Intrinsic Transconductance parameter.
1E-7 Gate oxide thickness.
0.0 Maximum drift velocity of carriers .
0.0 Channel length reduction on each side.
none Lateral source & drain diff. into channel.
0.0 Channel length reference.
0.0 Lat. diff. into chan. from bulk along width.
1 .0 Diffusion layer and width shrink factor.
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table 1 (continued)




XL (LDEL) m 0.0







































Masking/Etching effect contribution factor.
Masking/Etching effect contribution factor.
Narrow width threshold adjust factor.




Drain subthreshold factor. Typical value= 1 .
Gate subthreshold factor. Typical value= 1 .








Low field bulk mobility.
Area Calculation Method selector.
Bulk junction sat. current per unit area.
Sidewall bulk junction sat. current
Bulk junction saturation current.
Emission coefficient.
Reverse bias slope coefficient.
Reverse diode current transition point.
Zero-bias bulk-drain junction capacitance.
Zero-bias bulk-source Junction capacitance.
Zero-bias bulk junction capacitance.
Zero-bias sidewall bulk junction cap.
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table 1 (continued)






















Zero-bias gate-edge sidewall bulk junct. cap.
Forward-bias depletion cap. coeff. (not used)
Bulk junction grading coefficient.
Bulk sidewall junction grading coefficient.
Substrate doping.
Bulk junction contact potential.
Bulk sidewall junction contact potential.
Transit time.









































































Additional drain resistance due to contact.
Source ohmlc resistance.
Additional source resistance due to contact.
Drain and source diffusion sheet resistance.
Lateral diffusion into channel from S & D.
Length of lightly doped diff. adjacent to gate.
Length of heavily doped diff., from contact.
Width diff. layer shrink reduction factor.
Metallurgical junction depth.
Masking /etching effects contribution factor.
Zero-bias threshold voltage shift.
Body effect factor.




Type ofgate material, used in anal, model.
Zero-bias threshold voltage.






Part ofALPHA that goes to bulk.
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table 1 (continued)
Name (Alias) Units Default Description
Basic Gate Capacitance Parameters
CAPOP 2
COX (CO)* F/m2 3.453E-4
TOX*
m 1E-7
Gate Overlap Capacitance Model Parameters












Oxide capacitance per unit area.
Thin oxide thickness.
Gate-bulk overlap cap. /meter chan. length.
Gate-dram overlap cap. /meter chan. width.
Gate-source overlap cap. /meter chan. width
Lateral diffusion into channel from S & D.
Fringing field factor for G-to-S & G-to-D cap
Lat. diff. Into chan. from bulk along width.































Modif. MEYER cntrl. for cgs transition from
depletion to weak inversion for CGSO.
Modif. MEYER cntrl. for cgs transition from
weak to strong inversion region.
Modif. MEYER cntrl. for cgs and cgd from
saturation to linear reg. as funct. ofvds.
Mod. MEYER cntrl. for contour of cgb & cgs
smoothing factors.
Modif. MEYER cntrl. capacitance multiplier
for cgs in saturation region.
Modif. MEYER cntrl. for contour of cgd
smoothing factor.
cgb exponent, only for CAPOP
= 1 .





Low field mobility temperature exponent.
Junction cap. CJ temperature coefficient.
Junction sidewall cap. CJSW temp, coeff.
Energy gap for pn junction diode.
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table 1 (continued)



















0 Temp, exponent for mobility degrad. param.
7.02E-4 First bandgap correction factor.
1 108 Second bandgap correction factor.
0 K temperature coefficient.
1 .0 Emission coefficient.
0.5 Bulk junction bottom grading coefficient.
0.33 Bulk junction sidewall grading coeff.
0.0 Junction potential PB temp, coeff.
0.0 Fermi potential Ph -mp. coefficient.
0.0 Junction potential PHP temp, coefficient.
0.0 Threshold voltage temp, coefficient.
0.0 Temperature equation level selector.
0.0 Temp. eq. level select, for caps. & potentials.
0.0 Temperature coeff. for dram resistor.
0.0 Temperature coefficient for source resistor.
0.0 Saturation current temperature exponent.
Repeated parameters in different categories.
Having so many parameters to consider, a brief discussion of
the
most important (and well-known) ones is in order. For this matter, we
will turn to MOSFET and inverter theories. This will allow for a definite
reduction of the set of parameters that is necessary for manageable
simulation purposes. Considerations about what all the submodels and
parameters are about are left for the reader to study in the appropriate
bibliography. An emphasis will be given to tying variables and
parameters together in order to Justify as many reductions as possible.
On the other hand, it should be noted that some of the
parameters are
only useful in
certain models or submodels. Also, some others can be
calculated from several parameters if not
specified (such as VTO). This is
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the main reason why there is a need for discussing some important
transistor theory concepts.
2.2 MOSFET & Circuit Theory
2.2.1 MOSFETs
An MOS (Metal-Oxide-Silicon) structure is created by
superimposing several layers of conducting, insulating, and transistor
forming materials (LOCOS technology).! 5] nMOS technology provides
two types of transistors (or devices), an enhancement-mode n-type
transistor and a depletion-mode n-type transistor. On the other hand,
CMOS technology only uses enhancement transistors, one n-type and
the other p-type. Typical physical structures of the two types of
transistors are shown in Fig. 2 as follows.








MOSFETs (or transistors) have certain I-V characteristics that
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result from the physics of the MOS system when coupled to the drain
and source n+ (or p+) regions. Current flow from drain to source Is
controlled by the gate-source voltage VGS, the drain-source voltage V^,
and the source-bulk voltage VSB.[6] Depending on the sign of the
threshold voltage (VTO), MOS transistors are separated into two
categories. The n-type transistors with positive VTO are called
enhancement mode (or "normally off") devices, whereas n-type transistors
with negative VTO are said to be depletion mode (or "normally on")
devices. The reverse of this situation is the case for p-type transistors.! 7]
This is shown in Fig. 3 for the four types of devices and a very small
absolute value ofV^.
Figure 3 - Enhancement versus Depletion Mode MOSFETs
IDS vs. VGS for VSB=0 and very small ABS(VDS). (a)
n-type enhancement device; (b) n-type
depletion device; (c) p-type enhancement device; (d) p-type depletion device.
(< )
A MOS transistor is termed a
majority-carrier device, in which the
-21
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current in a conducting channel between the source and drain is
modulated by a voltage applied to the gate. In the n-type MOSFET, the
majority carriers are electrons. A positive voltage applied on the gate
with respect to the substrate enhances the number of electrons in the
channel (the region directly under the gate oxide) and hence increases
the conductivity of the channel. For gate voltages less than VTO the
channel is cut-off, thus causing a very low drain-to-source current. The
operation of a p-type MOSFET Is analogous, with the exception that the
majority carriers are holes and the voltages are negative with respect to
the substrate. In the case of depletion devices, increasing the voltage
will reduce the number of electrons (or holes) under the gate oxide and
will eventually cause the flow to cut-off.
Several parameters are used to characterize the operation of
MOSFETs. Among them are the threshold voltage, VTO, the body bias, y.
the device transconductance, p\ the channel length modulation, X, etc.
Also, a set of current-voltage characteristics can be extracted by
modeling the electron inversion (or hole inversion) layer created when the
gate voltage exceeds (or is less than) VTO- A brief discussion of these
figures and equations is shown below for it is necessary to further
understand the operation of larger systems, such as the inverter,
discussed later on. The approach taken is by observing the operation of
the n-channel transistor in certain amount of detail and then extracting
the p-channel device from this.
Crt-rt This is the oxide capacitance per unit area. It is calculated
from toX, as follows:
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Cox=oX/tox[F/m2],
such that eox 3.9e0 F/m for silicon dioxide and
E0 = 8.854E-12 F/m [2].
VTO: The value of the threshold voltage is set by the electrical
properties of the MOS system. Internal device parameters
such as doping densities, oxide thickness, and ion implant
dose are established during the processing, and set the
basic value this variable will take. The
"O"
subscript is
used to denote zero body-bias (VSB=0). The threshold
voltage may be calculated from:
^to= VFB+^+Cox s(2qeSiNa ^'^[qD^C^rVJ,
where VFB is the flatband voltage, c^ the surface potential,
esl=T1.8e0 is the silicon permittivity, Na is the acceptor
doping concentration in the substrate and Dj is the dose
of the threshold adjustment ion implant.
In addition, the absolute value of the threshold voltage
decreases with an increase in temperature. This variation
is approximately -4 mV/C for high substrate doping
level, and -2 mV/C for low doping level.
y: The threshold voltage of a MOSFET is altered when a source
-
bulk voltage VSB is applied. The body-bias (or body effect), y,
increases VTn because VSB adds reverse-bias across the
n-
channel/p-substrate boundarywhich increases the bulk de_
pletion charge. This is especially common when arranging
of devices is needed to form gating functions in series.
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Applying body effect increases the third term of the VTOn
equation to Cox1(2qEslNa(<t>s+VSB))i/2. Thus, there is
a AVTn increase given by Yn((*5+VSB),/2 - (j>s),/2). Therefore,
VTn=VTOn+ Yn((2-ABS(<t>F) + VSB)i/2 - ^-ABSfojOP'S), where
Yn= Cox1(2qeslNa)^2
ryi/2], ^a ABS is the absolute
value of the term In parentheses.! 7),[8]
MOSFETs have three regions of operation: cut-off, linear and
saturation. The terminal characteristics of the device are given by a plot
of !ds against Vds for different values of VGS. All voltages are referenced
with respect to the source voltage, which is assumed to be at ground
potential in this case. The source and substrate are assumed to be
connected together. The characteristic curves are shown in Fig. 4.
Figure 4 - I-V Characteristics for n- & p-transistors




These characteristics, as mentioned earlier, are extracted from the
electron (or hole) inversion layer under the gate which forms the
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conduction channel from drain to source. Modeling can be performed at
various levels with the general tradeoff being complexity versus accuracy.
The basic analytic models are obtained using charge control arguments
within the gradual-channel approximation. Consider the crossection
shown in Figure 5 below.
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To induce current flow, two conditions are necessary. First,
VGS>VTn is required to create a channel. SecondVos must be applied to
produce the channel electric field E. This field forces electrons from the
source to the drain, thereby giving current flow ID In the opposite
direction. [8] After a rather complex set of derivations and integrations,
several variables of interest are obtained. The first of these is the process
transconductance KP (or process gain factor), which equals [inCox
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[A/V2]. The device geometry plays a very important role, which is
completely specified by the designer. This role forms the aspect ratio
(W/L), which in turn determines the current. Since the aspect ratio is
set by the device layout, it is the easiest parameter to control for circuit
design. From this set of values, the device transconductance (or p) can
be obtained from the equation /3 = Kp(W/L) [A/V2], and is used to
characterize a specific device. From this set of equations and the
gradual-channel analysis, the basic device equations are obtained as
follows.
There are, as mentioned before, several models that can be
considered. Among them are the square-law model, the bulk-charge
model and the simplified bulk-charge model. The square- law model
assumes that VTn is a constant in the channel. This model is usually
chosen for circuit analysis due to the simplicity it shows. Since this
approach ignores some fundamental device physics, errors are
automatically introduced into the analysis. This should not be a
problem as long as only general calculations are made with these
equations.
A more accurate equation set is obtained by noting that the
channel voltage V is underneath the oxide and increases the effective
bias on the MOS system. On the other hand, the increased complexity
can offset the desire for precision, particularly when performing
calculator -based estimates. This is the mam reason the square-law
model is more commonly used for manual
computations.
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A simpler model which retains some of the accuracy of the
bulk-
charge analysis can be obtained by performing a Taylor series expansion
on the voltage terms in the bulk-charge equation. [8] Including the body-
bias factor and considering only first order terms gives
Cox i(2qeslNa(2-ABS(<j>F)+V+VSB))i/2 Yf.2-ABS(4>F)+VSB)i/2 - dV,
where d = y/[2(2-ABS0M+Vsb)1/2] is the slope.
Thus, with the use of the current integral equation (see device





The presence of the (1+d) term reduces the current to a more
correct value. The threshold voltage is interpreted as the value needed to
invert the surface at the source end of the channel. The saturation
voltage is given by VDS sat = (VGS
- VTn)/(l+d), which in turn give
Ion = !pV(2(1+3))](Vgs
- VTn)2[l + MV^
- VDS>sat)].
The accuracy of these analytical models is limited by the fact that
the gradual-channel approximation is a 1 -dimensional approximation to
the 3-dimensional MOSFET structure. Computer simulations provide
the key to understanding the details of the transistor operational modes.
Now, the effective channel length is a factor to consider when scaling is
present in the design of structures for VLSI systems. This channel length
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is a simple way to approximate the effects of the channel length
modulation factor k, which is ever present in the current-voltage
relationships in MOSFETs. In the case of pMOS transistors, the same
equations apply, only changing some signs to make up for the differences
in threshold voltage effects, as well as other intricacies of the device
physics of holes as majority carriers. Moreover, there have to be factors
to make up for the fact that the drift and maximum velocity of the
carriers in n-type devices is about 2.5 times that of p-type devices.
Continued discussion of the details of MOSFETs could lead to a
long discussion of facts and equations that are hard to visualize and too
complex for the scope of this thesis. Therefore, the relevant equations to
consider, as well as others that relate them to others are shown in table
2 as follows. It is left to the reader to study the theoretical concepts
behind those equations and parameters of interest in this table.
Table 2
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n = 0.5 (linear) or 0.667 (saturation)
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Overlap cap. per unit G width
Total overlap capacitance
Gate Overhang capacitance
Field Oxide cap. per unit area
zero-bias cap. per unit area
















Note: This table is based upon equations and values found in [8]. For more info.,
please read Device Physics and VLSI Design theory bibliographical references.
2.2.2 Inverters
The simplest, and yet most fundamental logic structure beyond
that of the MOSFET is the inverter. The reason for this is that any
structure, whether nMOS, pMOS
or CMOS can be reduced to an inverter
equivalent which can hold the timing, capacitance and resistance
characteristics of the larger structure. There exist two main types of
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MOS inverters which are being used today. These are: the nMOS inverter
consisting of two nMOS transistors, one depletion mode and one
enhancement mode; and the CMOS inverter consisting of two
enhancement devices, one nMOS and one pMOS. In order to understand
the function and electrical differences between these two kinds of
inverters, a discussion follows for each of them.
2.2.2. J The nMOS Inverter
It consists of a
"load"
resistance R called the pull-up resistor, and
a pull-down transistor T connected in series between supply voltage Vdd
and ground GND. The resistor is sized to limit the pull-up current to
some fraction of maximum pull-down current provided by the
transistor.!9] This is shown in Fig. 6 below.













As can be seen above, the input voltage Vln is applied to the
gate of
T, which provides a very high
input impedance via the gate capacitance
C This, in turn, will drive a
similar output capacitance C. IfVln is less
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than the threshold voltage of T, the load capacitance C will be charged to
Vdd. Although Vwt will never be equal to Vdd due to a small leakage
current flowing through T, but it will approach it. IfVin is raised beyond
threshold, T will initially conduct in saturation, C will start discharging
(pulling down V^) and 1^ will increase due to the large value ofVgs (Vln)
until T moves into the linear region of operation. When Vin=Vdd the
output voltage will be given by V^R^/tR^+R)), such that R^ is the
channel resistance at this point and R is the resistance due to the pull-
up resistor. In order to have Vout less than threshold Rs4 Rch must hold.
In order to be able to achieve high speeds of operation, the value of
R must be very small, but not smaller than 4 Rch. There are two ways to
achieve this. The first is using an integrated circuit resistor, which takes
too much silicon area. The other is by using a depletion mode transistor
as pull-up load (shown in Fig. 6b). Having this particular structure,
after some mathematical derivations, yields the pull-down & pull-up
equations and characteristics shown below.
Table 3
nMOS Inverter Characteristic Equations
Pull-down CurrentEquations
Ipd




when 0 s Vln-Vth s VQut (saturation)
1^
= 6d(Vln-Vth -0.5Vout)Vout when Vin-Vth
> VQut (linear)
such that 6d = (^E/TpxXW/L)







when ABS(Vdep) s Vdd- VQut (saturation)
Ipu
= 6U[
(ABS(Vdep))-0.5(Vdd- Vout) ](Vdd- VQut). ABS(Vdep) > Vdd-VQut (linear)
such that 6U = (/<e/ToxMW/L)
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Superimposing the operating curves of both transistors, we obtain
the characteristic curves for the nMOS inverter. This is possible since 1^
flows in both pull-up and pull-down transistors. Thus, the voltage
transfer curve is as shown in Fig. 7b below along with the Ids versus V
curve (Fig. 7a).
out
Figure 7 - nMOS Inverter Characteristic Curves
(a)
(b)
Point A in these curves above corresponds to pull-down off, pull-up
linear; point B represents pull-down saturated, pull-up linear; point C
shows because both are saturated and D because pull-down becomes
linear and pull-up remains saturated. When the pull-down is turned off,
the circuit will provide faster charge and discharge times for the load
capacitance. The most important relationship of this circuit is that
which shows the switching point, that is, the relationship where
V t=V sV^y. Equating pull-up and pull-down currents, and after
several other considerations and derivations yields
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Vinv = V^ + ((V^
- VaJ/tfi^Jl 12)
where 6lnv = fl^/B^
= (W/L)pd/(W/L)pu
Finally, the time delay (or propagation delay) of the inverter is
always a parameter of interest. The reason for this is that it will
determine the frequency of operation of larger structures and cycle times
of complete systems. The derivation being rather complicated will be left
to the reader to study in the bibliography presented at the end of this
document. The only thing presented here is the end result which is
ld = (Cg-sq./CgKi
where Td=2(Vdd-Vlo)/! (^/L2)(Vinv-Vlo)(Vdd-Vth-0.5(Vlnv+Vlo)) ]
2.2.2.2 The CMOS Inverter
Much theory exists regarding this logic structure. Nevertheless,
the emphasis not being the study of this gate, only a very short overview
will be shown in this subsection. It is assumed that the reader is fairly
familiar with the CMOS inverter. Moreover, it is also assumed that any
further study necessary for the understanding of the methodology of
Chapter 3 will be pursued by the reader. With this in mind let us review
the characteristics and DC operation of the CMOS inverter.
The CMOS inverter is quite simple and is built using two
opposite-
polarity MOSFETs in a complementary
manner. The circuit gives a large
output voltage swing and only
dissipates significant power when the
input is switched; these are two important properties of CMOS logic
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circuits.! 10] The inverter is realized by the series connection of a p- and
n-devlce, as shown in Fig. 8 below.
















In order to derive the DC transfer characteristics for the
inverter.one must first consider the regions of operation for the devices
that make it up. These are shown below.
Table 4
Voltage Relationships for the CMOS Inverter's Regions ofOperation
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This table, along with the current-voltage relationships of the
MOSFET (see section 2.2.1) allow for the graphical derivation of the DC
transfer curve and characteristic family of curves that defines the CMOS
inverter. This is shown in Fig. 9 below.[ll] As can be seen in Fig. 9a
there are five points where the families of both n- and p-devices cross.
These are the five points that define the five regions of operation shown
in Fig. 9b and explained starting on pg. 35. This curve is found by
solving for Vlnn = Vlnp and IdSn
= Ids in the equations that define the
operation of n- and p-devices. During transition, both transistors in the
CMOS inverter are momentarily 'on'; resulting in a short pulse of current
drawn from the power supply (shown as a dotted fine in Fig. 9b).
Figure 9 - Graphical Derivation ofCMOS Inverter DC Transfer
Curve & Operating Regions
o 'ON', n
OFF'
p OFF n ON
0 5Vn
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Region A: n-device cutoff, p-device in linear region (IdSn = -1^ = 0).
Slnce VdsP
= vo - VDD = 0 then VQ = VDD.










VDD - Vtp)(VQ - VDD) - 0.5(Vo - VDD)2|. Thus,
Vo = (Vln
- Vtp) + l(Vln
- Vtp)2 -
2(Vln
- 0.5 VDD - Vtp)VDD
-(6n/6p)(Vin-Vtn)2,i/2
Region C: In this region both the n- and p-device are in saturation.
W = 0-5 6p(Vln - VDD - Vtp)2 and IdSn = 0.5 Bn(Vln - Vtn)2.
Thus, Vln = [VDD + Vtp + Vtn(6n/6p)i/2]/(i + (6n/6p)i/2)
It is the relationship above that provides the basis for
defining the gate threshold Vlnv, which corresponds to the
state where Vln = VQ.
Region D: Here the p-device is saturated and the n-device lies in the






Vtp)2 & ldgn = 6n[(vln
-
Vtn)VG
- 0.5 VQ 2]
Thus, VG = (Vln-Vtn) - I(Vln-Vtn)2 . (6p/6n)(Vln
-
VDD - Vtp)2]i/2
Region E: p-device is cutoff and n-device is linear. Thus, VQ = 0.
It is often desired to have a very steep transition between the two
states of operation. The reason for this is the noise immunity
maximization that occurs because of this steepness, as well as the
voltage separation existing between the low noise-margin and the high
noise-margin (as explained in section 2.3.2 of bibliography reference 4).
On the other hand, there is some influence that is exerted by the B/BJ n p
ratio. This influence causes the transfer curve to shift either left (Bn >
fip) or right (Bn < Bp). Nevertheless, the output voltage transition
remains sharp and the switching performance is not affected. This
should be contrasted with the behavior of the nMOS inverter, where the
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transition gain depends critically on the B ratio of the pull-up and
pull-
sown transistors. Also, the ratio is rather independent of temperature,
since both Bn and Bp are related to temperature in a similar manner and
thus, the overall effect approximately cancels in the ratio. Nevertheless,
the mobility of electrons and holes is affected and can cause shifts
accordingly (see Section 2.2.1).
A point should be made about the noise margins being highly
dependent on the threshold voltage values of both transistors. Thus,
care should be taken when designing the inverter and when designing the
process by which it can be obtained. One final point should be made
with regard to the time delay of the CMOS inverter. Assuming that the
length! and width of both devices is the same, there will be a charging
time (tc
- or rise time from 10% to 90%) and a discharging time (td
- or
fall time from 90% to 10%). The equations that define these times are
td = 8L2VDD/!^n(VDD-Vtn)2] & tc
= 8L2VDD/f//p(-VDD + ABS(Vtp))2l
2.3 Statistical Theory (General Discussion)
Just as important as circuit and transistor theory are those
concepts which are used to analyze the results obtained from
manufacturing and design
procedures. This is because it makes them
reliable, precise, repeatable
and robust. Concepts such as tests of
means, analysis of variance (ANOVA),
Nonparametric tests, capability
analysis, reliability and repeatability
(R&R) analysis, chi-square tests,
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designs of experiments, etc. are of great importance for their analysis,
inference and hypotheses testing outreach. Thus, descriptions of the
general theory behind basic concepts which are important to this thesis
will be presented very briefly.
The origin of modern statistics can be traced to two areas of
interest, which, on the surface, have very little in common: government
and games of chance. These methods, which at first consisted primarily
of presenting data in the form of tables and charts, make up what we
now call descriptive statistics. This includes anything done to data
which is designed to summarize, or describe, without going any further;
without to infer anything that goes beyond the data, themselves.
Although descriptive statistics is an important branch of statistics
and it continues to be widely used, statistical information usually arises
from samples, and this means that its analysis requires generalizations
which go beyond the data. As a result, the most important feature of the
recent growth of statistics has been a shift in emphasis from methods
which merely describe to methods which serve to make generalizations;
that is, a shift in emphasis from descriptive statistics to the methods of
statistical inference. In these cases there are uncertainties because there
is only partial, incomplete, or indirect information, therefore, the
methods of statistical inference are needed to judge the merits of our
results, to choose the "most
promising"
prediction, or to select a "most
reasonable"
course of action. This is the field of probability theory.
Nevertheless, it has been suggested that the emphasis has swung too far
from descriptive statistics to statistical inference, and that more
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attention should be paid to the treatments of problems requiring only
descriptive techniques. To accommodate these needs, some new
descriptive methods have recently been developed under the heading of
exploratory data analysis. Two of these which have quite a powerful
outreach are the use of the histogram for graphical representations of
data and Pearsonian coefficient of skewness for understanding the
symmetry of the histogram and measure the skewness (tailing towards
one way or the other). There are many others that should only be
considered when necessary in order to analyze and understand samples
and possibly infer generalizations out of them.
One concept which is well known is that of the tendency of data to
group in a bell-shaped form called Gaussian, even though this might not
be always the case in semiconductor manufacturing. This curve can be
defined by the relationshipJ(x) =
ct'(2t:)-1 /2exp(-0.5(x - pi I of), such that exp
is the exponential function (ex). The normal curve that is expressed by
the function above has an area under it which can be standardized by
centering it around zero. Since the curve is symmetrical any area of
interest will be determined by the equation z = (x
- fi)/o where x is the
point of interest (usually the sample mean, fx is the actual mean (thus,
standardized) and o is the sample standard deviation (roughly the
standard deviation of the infinite population, thus standardized as well).
Now, having this very basic information about a particular sample,
or set of samples from several populations many one can undergo large
quantities of test that can determine information necessary for
inferences. For example, having the means and standard deviations of
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two samples, tests of equality ofmeans against the assumed population
mean can be performed. Others include: differences between means,
paired data tests of means, tests concerning standard deviations,
estimation of proportions, tests concerning proportions, r X c table
analysis, goodness of fit, ANOVA (one-way, two-way, replications, Latin
squares, curve fitting, regression analysis, Design of Experiments and if
nothing else Nonparametric tests are available. Unfortunately it Is not
possible to discuss all of these topics in detail. Whatever techniques
and /or tests are used for the methodology and its application have to be
identified by the investigator and studied in detail to make the best use
of them. Ifmore information is desired about any of these topics, please
read the bibliography presented at the end of this document. The only
topics that will be discussed in this document will be those necessary to
prove the usefulness of the method shown here and exemplified in
Chapter 4.
It has to be pointed out that the theory discussed in this thesis is
relevant to the development of the method discussed in Chapter 3. The
reason for this relevance is that it has to be shown that it works for the
simplest cases if it is to be extended over to more complex areas of
investigation. More importantly, one of the major requirements for
efficient experimentation is a solid prior knowledge of the process under
investigation. Therefore, the need to understand the manufacturing
process of integrated circuits, the design process ofVLSI systems and the
analysis techniques of statistical inference is vital to the proper
application of this (or any other) methodology . With this in mind, let
us turn to the explanation of the methodology being proposed here.
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Methodology
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MANUFACTURING CONSIDERATIONS
DFM can take many approaches to fulfill TQM goals that may be
pending in any environment of interest. The approach taken in this
thesis may or may not be the best applicable to the problem of integrated
circuit performance prediction, but it certainly outlines a simple set of
steps to follow in order to determine values of interest needed for
improvement recommendations in both Design and Processing stages of
VLSI systems. The reader is reminded that in order for any problem to be
feasible there needs to be certain number of constraints and limits put
on the problem. Otherwise, the problem can quickly become
unmanageable and impossible to tackle methodically and in an orderly
manner.
Therefore, a set of steps is shown and explained in as much detail
as necessary to be able to apply it to a reasonable range of systems
within the realm of IC design and manufacturing. For example, systems
which are simple in design and ofmoderate size (less than a few tens of
thousands of devices) can be characterized with this method. Also.
systems of more complexity and larger number of
devices can surely be
partitioned to accommodate for the constraints put forth by this method
in order to be a manageable problem.
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3.1 Theory-based Problem Size Reduction
The objective here is to reduce the set of independent variables
available for investigation to a manageable number. For example, In the
case of MOSFET modeling, there are literally hundreds of variables that
could have a wide range of values within their definitional ranges. It is
impossible to investigate the effects of all of these variables and their
interactions, as well as their effects on MOSFET and MOSFET -based
systems performances simultaneously. This is an unfeasible problem
that could not even be tackled in reasonable length of time by any
currently available supercomputer. It is therefore impossible to be tackled
in a manual or semi-automated fashion.
I
Even though the task of problem-size limiting may be an obvious
one to the experienced researcher, it is not a trivial one. This is exactly
why its importance is pointed out. Moreover, this task must be properly
considered to achieve any goals set out in advance of the research effort.
There are some techniques available to aid the investigator. Most
importantly, knowledge and experience will be the irreplaceable basis
from where to begin. This will allow one to identify the most influential
(performance-hindering) independent variables and the dependent
variables which respond to the relationships of the earlier ones.
Moreover, these dependent variables will be used for measuring the
performance of the system (or any other characteristics) that may
interest the investigator. Nevertheless, a brief explanation of some
techniques that will ease the completion of this first step will be
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discussed below.
3.1.1 Basic Tools & Techniques
3.1.1.1 Pareto Principle
A concept established by Vilfredo Pareto, an economist and
sociologist who tried to prove that the distribution ofwealth followed a
consistent pattern in all societies and throughout history. Although the
principle of the vital few and trivial many has been observed by
numerous authors to apply to many activities, it was not generalized
until studies made by J. M. Juran. The Pareto principle is predicated on
the assumption that approximately 80% of the condition of a system is
due to 20% of the variables affecting the system. There are two ways to
apply this principle. The first is by graphically showing nothing more
than a bar-and-line chart that plots two things. The first one is of
course the condition one wishes to represent in bar form and the many
categories or components that define this condition. The categories of
the condition are charted in descending order ofmagnitude to segregate
easily the vital few from the trivial many items. The second, and most
important component, of the Pareto chart is the relative importance of
each category of the condition to the overall total. This is shown by
superimposing a cumulative line
and % scale on the right of the
chart.! 12) The applicability of the Pareto principle is to concentrate the
problem-solving efforts on the vitalJew
causes (20% or less) that accountfor
the majority (80% or more) of
the effects observed, instead of wasting
efforts on the trivial many causes.
The second way to apply the
Pareto principle is by examining the
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problem given and understanding the mathematical relationships that
constitute it. From these mathematical relationships point out which of
them are the most common and most influential variables. That is,
understand the influential pattern that each of the constituents of the
system (in this case VLSI system), has and count the number of
instances in which a particular variable affects the mathematical
relationships that exist. Thus, from these counts one can determine
which of the variables are those which are most common and which are
most fundamental to the system. These are most possibly the vital few
variables and the rest (not so common or recurrent) are the trivial many.
3.1.1.2 Cause and EffectDiagrams
A C-and-E diagram is a method of identifying, in a systematic or
orderly way, all possible causes that may be attributed to an effect or




diagram. The goal of using a C-and-E diagram is
to outline the many causes that impact a problem or effect, and to
promote brainstorming at each level of the diagram until the possible
causes for a particular problem are exhausted. There are several steps
for malting a C-and-E diagram.! 13] These are:
1.) Decide on the problem or effect to be analyzed. For example, the
process gam, p\
2.) Draw a horizontal arrow from the left to right, and place the
problem statement (or name) In a box on the right.
3.) Write the traditional major factor categories, or the main factors
that may be causing the
specific problem or effect. In the case of p they
are Kp, Weff and Leff.
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4.) Within each of these category items, list in the detailed factors
that may be the causes for those categories and indirectly, the overall
effect. This process is repeated until all possible causes to the problem
have been covered for the category being considered.
5.) Finally, make sure that all the items that cause (or may cause) the
effect be included in the diagram.
The final diagram with respect to the process gain is shown below
on Figure 10.





This technique is necessary in order to systematically
determine
what is under study and what is
to be observed, as well as what affects
the observed responses. There are a
few steps to follow in this technique.
They are:
(a) Describe all the
functional characteristics of the machine or
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system under study.
(b) List the distinguishing features or qualitative peculiarities added
to the input (product or independent variables) by the
machine/ system (response or dependent variables)
(c) List the independent variables internal to the machine/ system not
to the process (exclude environment, manpower, etc.)
(d) Form a Cause-and-Effect Cross-reference between the independent
variables (causes) and the dependent or response variable(s)
(effect(s)) for each functional category characteristic defined. Then
mark with an
'X'
the independent variables that are theorized to
influence the variability of the response variable. Finally, rank
order the independent variables. A C-and-E diagram might prove
useful in organizing the inputs in order to identify the independent
variables in each Functional Characteristic of the machine or
system under study. The Cause-and-Effect Cross-reference table
helps to identify the independent variables that are:
1) Most important for the machine or system, and
2) Most important for each dependent (response) variable.
The independent variables are in:
1) Rank-order of importance, or
2) Rank-order of influence to variability
(Pareto principle) to
the dependent variable.! 13]
An example (important in IC industry, yet
unrelated to this thesis)
is shown in Fig. 1 1 (pg. 48). With these
techniques in mind, as well as
the basic (and indispensable)
requirement of a solid knowledge of the
subject under investigation, we
now turn to applying these concepts to
the nMOS inverter.
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Figure 1 1 - Machine /System Definition Summary
Includes C-and-E diagram. C-and-E Cross-reference table and sub-C-and-E diagrams for
each dependent variable to be filled out. More details found in Appendix A.
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3.1.2 Application to the nMOS Inverter System
In order to visualize the application range of the method outlined
in this second section of the thesis, one would have to dedicate large
amounts of efforts and time into exemplifying all the types and all the
sizes of systems that could be analyzed, modeled and have their
performances predicted using it. Nevertheless, in order to prove the point
of its intended use, a fundamental case will be studied in simple terms
as follows, any weaknesses of the method will be noted and a set of
results will be tabulated and/or plotted.
nMOS technology is an old one, which has now been almost
discarded and carefully replaced by both CMOS and BiCMOS
technologies. Nevertheless, it was very important in the development of
integrated circuits as a whole. It provided higher integration densities,
faster speeds of operation and more structural complexity than that
achieved in metal-gate pMOS technologies.
But, these are not the mam reasons why this particular structure
(or system) was chosen. The mam two reasons are: first, it is the basic
structure for digital integrated circuit systems in this (or any other)
technology. The second reason is that the nMOS processing technology
at Rochester Institute of Technology is mature enough to be studied
thoroughly and it is capable of providing
the database needed for this
particular research methodology; something which, at this point, the
CMOS process cannot.
In chapter 2 the theory behind nMOS transistors and the nMOS
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inverter were explained in some detail. It was nevertheless a short
description and was assumed that the reader would be fairly familiar
with this system. Also, as was seen in chapter 2, for each of the
transistors that form the inverter, there are more than one hundred
variables that could affect the modeled performance of the circuit (in
HSPICE and approximately 48 in SPICE). Nevertheless, in most cases,
there are many variables that are not necessary or that can simply be
regarded as constants throughout the analysis.
More importantly, there are particular standard measures of
performance for the inverter. They are: inversion voltage (Vinv),
propagation delay time (td), Gain and the Ids-Vds curves. Out of these
four metrics, device physics theory and software modeling techniques
(such as HSPICE), one can obtain all kinds of parameters that affect
each of them, as shown in table 1 (pg. 14). Certainly all parameters
could be taken into consideration, but most of them only produce
negligible effects that will not commonly be important until submicron
feature sizes or high-frequency (RF) applications. Since this is only a
basic system, certainly more than a few of the parameters will be either
discarded or made constant for all cases. A more detailed analysis of
this procedure is shown in Appendix B at the end of this document for
all of the metrics above. Only the results are shown in Table 5 (pg. 51).
In reality, there are many variables affecting the performance of the
inverter. For example, ohmic resistances are not constant, but vary
depending on the diffusions
made. Nevertheless, they are not considered
here since the most fundamental causes that, repeated times, appear
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Table 5
nMOS Inverter Performance: The Vital Few Causes
Name Symbol Influencing Causes
Inverter Voltage Vinv x, & tox
Gain k
x,
Time delay td Rsh, tox, x,,f(freq.)
Current-Voltage
Relationships Ids vs. Vds -Vgs curves x^
& tox
throughout the mathematical models of the inverter are those shown
above. Maybe in more detailed studies that could be pursued, the
importance of those variables could be addressed and their impacts
analyzed in detail.
It should be noted that the techniques outlined in section 3.1.1
were not used as outlined. They were, nevertheless, used in principle. If
one reviews Appendix B, one will notice that both a description (or
definition) of each of the metrics was made there and a definition of the
entire system was made in chapter 2. The important parameters were
sorted out according to their relative
importance and recurrence
(according to the Pareto principle) and they
were summarized on a table
(in a modified C-and-E table) above. It should also be noted that, even
though Vt is dominated by Vt
-adjustment implant steps, due to their





second step is that of identifying those processing
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steps which have an impact on the variables of interest. That is, certain
semiconductor processing steps (or groups of steps) will give rise to
specific values of the independent variables that were identified in step 1
of this method.
It is very important to recognize what steps have an effect on the
variability of responses if this method is to succeed in its objectives. The
reason for this is that the assessment of performance may very well be an
intermediate goal in the process of improving quality of any particular
product-process interaction. Without this realization, all the efforts put
forth into the development and completion of steps followed here is to a
certain point futile, because the goals of DFM are those of higher
standards of quality and reliability in the arena of interest.
3.2.1 Basic Tools & Techniques
This particular objective may be accomplished in very simple or in
very complex ways. It is
important to notice again that a solid prior
knowledge of the semiconductor manufacturing process is necessary to
fulfill this objective. There are two ways to assess the information
needed in this step (as mentioned
before). The first technique is very
simple and should always be backed up by an expert's opinion. This
technique will basically look for the predefined process
monitor and
product parameters that relate directly or indirectly to the independent
variables of step 1. Then, a rank ordering
of importance (Pareto
principle) will be done to
determine the vital few processing steps and the
trivial many that have
an effect on the predetermined variables of table
5. Moreover, this technique will look
for the most direct ways for
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obtaining the values needed for each of the independent variables. It
should be stressed that this technique should always have the technical
support of an expert in the subject in order to avoid any subsequent
errors that might occur otherwise.
The second technique is a more involved procedure, but will
certainly determine each of the determinants of any independent variable
being considered since step 1 . Expert knowledge of the semiconductor
process is very necessary to succeed in this technique. In this case,
process characterization Is necessary to understand the factors that
affect each of the variables that are to be used subsequently. Moreover,
each of those factors should be investigated further to understand the
impact on the particular value obtained for any variable being affected by
them. Furthermore, a sub-process definition (as explained below) should
be made, which will determine the steps and all the characteristics
associated with each of them. Finally, regression analysis should be
done to determine the independent variable-to-process step(s)
relationship(s) that exist in order to better predict performance on a
particular product that runs through the process under scrutiny.
The sub-process definition consists of the following steps:
(a) Identify and describe all the sub-process characteristics external to
the machine that may influence the machine or equipment under
study (i.e. environment,
previous process output, materials, etc.).
(b) List the distinguishing features or qualitative peculiarities added
to the input (product) by the sub-process (responses). These
qualitative features are of two kinds: Dissectible characteristics
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which are measurable during the process of manufacture at
successive process stages (e.g. wafer thickness); and Nondissectible
characteristics which cannot be measured during the progress of
fabrication process and do not even exist until a whole series of
manufacturing operations have been performed (e.g. hFe (gain)).
There are ways to measure nondissectible characteristics. This
is done as follows:
(t) Convert the nondissectible characteristics to dissectible by
measuring related but dissectible characteristics and /or
creating a new instrument ofmeasurement.
(W Correlate independent (process) variables with product
results (regression analysis) to better identify and control
the dominant ones.
(c) List the independent variables of the sub-process (external to the
machine) that may influence the output (product). Create
Fishbone diagrams for each of them.
(d) Form a Cause-and-Effect Cross-reference between the causes and
the response variables for each sub-process category characteristic
defined. This is done the same way as explained in the techniques
mentioned for step 1 of this
thesis'
methodology.
3.2.2 Application to the nMOS Inverter System
After careful considerations, and knowing that my expertise is
limited coining from the design side of the environment, it has been
determined that the first and simpler technique will be used. The
reasons are well outlined in section 3.2.1 above.
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In this technique, there is a need for understanding and being
familiar with the process used for manufacturing. Such prior knowledge
was made available to the author through courses taken at R.I.T. which
dealt in detail with the nMOS technology and which stressed the
laboratory experience of fabrication under such predefined processes.
At R.I.T. there is currently a 51 step (6 mask levels) process which
results in nMOS analog and digital structures. It is also currently
undergoing a revision which will allow for a broader spectrum ofmetrics
and parameters to be obtained both in a monitor and product (after
completion) manner. Nevertheless, the non-revised process can be found
in Appendix C.
As seen in table 5, there are only three variables of main interest
in this problem. These are: x., the metallurgical junction depth of the
diffusion (active) region; Rgh, the sheet resistance of the diffusion
regions; and tox, the gate oxide thickness. From Appendix C, one can
realize there are many resistance and junction depth measurements, but
only one thin oxide thickness
measurement.
One should be careful only picking the correct sheet resistance and
junction depth measurements needed for the performance modeling. For
example, steps 13 and 14 obtain both a
junction depth and a sheet
resistance measurements, but these refer only to the field oxide region
and its field threshold adjust implant, and thus are
unimportant to a
point. At Step 19 the depletion
transistor's threshold adjust ion implant
and at step 22 the
enhancement threshold adjust implant are made. At
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steps 26 and 27 another set of junction depth and resistance
measurements are made. This time they refer to the threshold adjusts of
the two devices of the inverter, and thus, yet not definitive since there
are still some diffusion steps ahead. Moreover, no clear results can be
effectively correlated to the final values of the variables chosen at this
point and therefore these steps will not be considered.
At step 25 there is a measurement made for the the thickness of
the gate. This occurs after the oxide growth step made in the same step
of the process. This is the first definitive variable that should be
considered with its value range and variation.
At step 34 the doping of the gate is found by checking the
resistivity. That is, using Irving's curves one could find the actual
doping, by utilizing thickness of the oxide and the sheet resistance
measurement to approximate the R^x, product.[20] Nevertheless, it can
be neglected and its influence will not be major. The reason for this is
that its influence only shows on the calculation of the work function
^jjjg as a factor within a natural logarithm function and can be
approximated by the value of the energy gap.!2 1 ]
After the ion implant step which defines the drain and source
regions of the transistors, step 39, one can make measurements which
will reflect the variables of interest, for these will be final values on those
regions. These measurements are made on steps 44 & 45 of this process.
Finally, in order to obtain the time delay of the inverter, a ring oscillator
should be measured at step 51 (test step of the
RIT nMOS 2.0 process).
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3.3 CIM Database Query for Steps & Variables of Interest
The next step on this methodology is that of obtaining the
necessary information as outlined by step 2 for the variables of step 1.
In the R.I.T. Factory a Computer Integrated Manufacturing (CIM) system
is available for storing monitor (while processing is being done) and
product (test data) information in a database system called MESA
(previously called WIPTRACK). This database system is responsible for
storing of instructions, documentation related to Fab equipment and
measurement data. Access to instructions and other features of the
system are restricted depending on a predefined hierarchy. Several types
of access are unimportant and unrelated to this method. Therefore, the
only access considered here is that which is related to measurement
data.
Access to measurement data is accomplished either through MESA
or through a database accessing system inherent to the IBM AS/400
system called Query. Access through MESA is done via selection of
options of the main menu which directs the user to the desired
information. Access through Query is more organized in the sense that
it can obtain information from different sources by limiting or expanding
the search in ways that MESA cannot do by itself. The two techniques
are briefly explained below for introductory purposes. Nevertheless, it is
expected of the investigator to learn and understand the database
system(s) being used to store and retrieve relevant data in order to
complete performance research through this methodology.
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3.3.1 Tools & Techniques
3.3.1.1 MESA Reports and Control Charts
As mentioned above, the first technique for obtaining necessary
information is by entering MESA in the engineering or faculty modes and
selecting the correct menus to obtain certain data of interest
(measurement data for independent variables in this case). There are two
types of print out to obtain: reports and control charts. The steps to get
any of them are as follows:
(a) Log on in engineering or faculty modes
(b) Select 6 (Plant /Security Menu), then
(c) Select 7 (Print Transaction Log Reports),
(d) Fill in the requested Information at the window





This will produce a report with the requested information, even
though it is limited to a small amount of data. The other print out that
can be obtained is the control chart. In order to obtain this, the steps
are as follows:
(a) Log on in engineering or faculty modes
(b) Type 3 (Data Collection Menu), then
(c) Select 5 (Control Chart
- basic)
(d) Define the parameters necessary and limiting filters for the search.
Two parameters are necessary: Parameter Group and Operation.
Filters such as Product, Process, Revision, Owner code, Product
class and Value allow for generation of limited-data control charts.
(e) Next, type the period of time in which to chart data, along with
the range and scale desired.
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If) Then, the control chart will appear in the next window where data
will be plotted against Lot number and date /time.
Unfortunately, there is no way other than print screen to obtain
this information on hard copy. Moreover, there is little information to be
obtained using this method, unless only a particular variable is of
interest. There is no way to filter the search further and this leaves
much room for improvements; improvements which Query is capable of
giving.
3.3.1.2 AS/400 Query Utility
This is an IBM licensed program and a decision support utility that
can be used to obtain information from the AS/400 database. It can
obtain information from any database files that have been defined on the
system using OS/400 data description specifications the OS/400 IDDU
or SQL/400. Query is accessed through option 20 of the mam menu of
MESA. Query can be used to select, arrange, and analyze information
stored in one or more database files to produce reports and other data
files. Determination of what data query is to retrieve, the format of the
report, and whether it should be displayed, printed, or sent to another
database is done by the user. There are many details regarding the
operation and intricacies ofQuery. They are beyond the purposes defined
in this method. It is left to the reader to investigate these procedures
and use them to the best ability needed.! 14]
3.3.2 Application to the nMOS Inverter System
A database upgrade where the old
database (WIPTRACK) was
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replaced by the new one (MESA), for which several database redefinitions
and storage library renamings, had to be made. This stopped the effort of
obtaining a query that could span accross the entire nMOS v. 2.0
process. The reason was the lack of familiarity with the new system and
the library redefinitions that pertain to the relevant data.
On the other hand, for the variables that were identified on step 1
of this methodology, because of the urgent need for obtaining updated
figures with 50+ data points, a more detailed analysis was made. Due to
the fact that the system was upgraded, and that libraries had been
redefined, there was no knowledge ofwhere the pertaining data could be
found (as mentioned before). To get around this, several control charts
were made for all the variables of interest, i.e., the steps of the process
where data for these variables is collected. This was done for data
starting on January 1, 1990 at 1:00 a.m. and ending July 17, 1993 at 7
p.m.
The MESA control chart results were obtained on hard copy. These
are shown on Appendix D. It was found, through the control chart
function of MESA, that there is no data available for step 51. That is,
data regarding real measurements of threshold voltages (both depletion
and enhancement), inversion voltage, ring oscillator frequency, sheet
resistances (diffusion layer, metal layer, etc.) etc. was not found at all.
This makes it impossible to achieve on the objective of comparing real
data with simulation data. Although measurements could have been
made, the lots which would produce the test results at step 51 are either
non-existent or have been thrown away or given away by this point in
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time. An effort is being done to emphasize this step's importance, but it
will take some time to correct this lack of relevant data. The only
possibility now is to make simulations and expect them to be accurate
and precise. This, of course, simplifies the analysis section of this
method quite a bit, but it is a simplification that was not desired here
and should never be made.
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PRELIMINARY ANALYSIS
4. 1 Descriptive Statistical Analysis ofRaw Data
Once all the data related to each of the independent variables
pointed out by step 1 of this method has been obtained as explained in
step 3, certain meaning must be given to it. Descriptive statistics have
been established for this particular purpose. Very simple formulas and
graphing techniques exist to accomplish this objective.
4.1.1 Basic Tools & Techniques
For each independent variable one must find:
(a) The mean of the sample: the sum of all the numbers divided by
the number there is of them. Mathematically expressed, x= (Zx)/n.
(b) The sample standard deviation: average distance or deviation of
each number from the mean or average. Mathematically expressed,
s =
{IKx-x)p/(n-l)}^2
Moreover, control charts showing historical records of variation
tendency at different times for the same
independent variable and
histograms (graphical technique that displays the central tendency of the
data and its variability) should be made. The reason for this can be best
explained by the famous cliche: "A picture is
worth a thousand
words."
Examples of these descriptive techniques for raw data obtained from
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querying the CIM system can be found in Appendix E for the entire
measurement set of significance of the RIT nMOS process. In any page of
this appendix one can find a number of different fields of interest. The
first field is the title where relevant information about what is being
portrayed is written. The second field contains the set of predefined
nominal, upper specification limit and lower specification limit values.
The third field contains the set of descriptive statistical values for the
variable of Interest. The fourth is a lot-by-lot history of values obtained.
The fifth contains the histogram-related data (see bibliographical
reference 6). The sixth is the actual histogram. The seventh is the
control chart. Finally, the eighth contains all the capability calculations
for the sub-process (though this is of no concern until the following step
of the methodology).
There are many other descriptive statistics such as the mode,
median, range, weighted mean, grand mean, frequency, cumulative
frequency, mean of grouped data, etc. Nevertheless, the most important
ones are those measures shown above.
With these measures one can understand the basic behavior of any
particular independent variable as a function of the semiconductor
process where it is found. The rest of the understanding comes from
detailed analysis and capability determination that follows in the next
step of this methodology. Let
us now turn to the application of this
section to the nMOS inverter.
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4.1.2 Application to the nMOS Inverter System
Once all the measurement values have been obtained, a histogram,
a historical control chart, the mean of the sample, the total count of
values in the sample and the standard deviation should be obtained.
These values are all shown in Appendix E for a previously completed job
which reflects the data for the entire nMOS v. 2.0 process. The
worksheets show a few values of interest (those mentioned above), plus
others which are important for section 4.2. It should be noted that not
all the worksheets contain upper and lower specification limits, since
there was no need to include them when these worksheets were made.
This is why the values of capability for steps which do not refer to the
variables of interest are absolutely meaningless. Moreover, upper and
lower control limits are not defined, since a stage of variability reduction
across the entire process should be undergone before setting these
control values.
As far as the data which describes the processing steps influencing
the Independent variables identified in step 1 , a more detailed analysis
can be noticed. That is, all the specification limits and capability values
have meaning and correspond
to realistic values. Also, more data points
are found, for which the worksheets are longer. Nevertheless, they are of
major importance for this section and section 4.2 and thus should be
analyzed and statistically described in
more detail. They are shown at
the beginning ofAppendix E.
One more point should be made before turning attention to the
capability analysis.
Due to the fact that students run the fabrication
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facility, there are some errors that are bound to occur in the input of
data for measured parameters. This is why certain amount of scrutiny
must be made when considering the data from any particular parameter
here. Even though this notion goes against the principle of
randomization of statistics, the need for ignoring values which are far off
those theoretically expected is crucial (as shown in Appendix D).
Otherwise, the accuracy and precision of the study could be vastly
thrown off by erroneous data that was input. Also, a need for safeguards
against this sort of inputs should be established.
4.2 Capability Analysis of the Data
Once all the raw descriptions of the data (for each cause) have
been obtained by following steps 1 to 4, there is a need to
reduce the set
of variables to a final number which is responsible for the
most
influences in the effects that are being studied (according to Pareto
principle). This is why a detailed capability
analysis should be made for
those outstanding processing
steps responsible for the raw data described
in step 4. Before any
of the analysis is explained, some concepts should
be introduced in order to aid the
completion of this step by anybody
using this
methodology. It should be noted that there are other
techniques that can be used, but these
are the ones that the author
believes are most appropriate.
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4.2.1 Basic Tools & Techniques
4.2.1.1 Metrology Characterization
This technique deals with the metrology, i.e., gauges, test
equipment, and measuring instruments needed for measuring the
response variables identified in the previous steps for any particular
system being characterized. This technique also deals with tolerances,
engineering, design, production, or customer specifications for each
response variable under study. Even though it is not necessary to
conduct a metrology characterization, it is recommended for it might give
some insight into the possible sources of variation for any particular
measurementmade.
In a machine or sub-process, there may be many response
variables. Not all the response variables carry the same importance;
some are more critical than others. The response variables classified as
being critical, are the ones that should be studied, and optimized.
A measuring instrument has to be identified to measure the
response variables to be studied. In turn, the state of conformance of
the response variables to specification should be determined, and this
implies that a specification is needed. If a specification is not available
for a response variable thought to be critical, the objective of this
technique should most likely be geared towards determining a realistic
tolerance for this response variable.
If a measuring
instrument or gauge is not available for the
response variable under study, this should not be an obstacle in studying
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the response. There are external laboratories that may be able to
measure the response variable with very sophisticated equipment. Other
departments or productions facilities may have the instruments that are
needed. Select the response variables based on their seriousness or
importance in impacting the quality of the product turned out by the
sub-process and/or machine. This is why one should not worry about
the measurement until response variables have been identified. It is
beyond the scope of this document to thoroughly explain this point any
further. Please refer to appropriate sources for related concepts.! 15]
4.2.1.2 Gauge Capability
This technique deals with the accuracy and precision of the
measuring instruments used to collect data. Again, there is no real need
for this technique, but it very well leads to a robust result determining
sources ofvariation and defines the meaningfulness of the data obtained
and described in step 4 of the methodology.
Measuring instruments are also subject to variation, therefore,
a
machine or process capability study cannot be meaningful
unless the
measuring instrument
used to measure the response variables posses
accuracy and precision.
To increase the confidence In the results that
may be obtained from a
machine or process capability study, the
measuring
instruments must undergo a Repeatability and
Reproducibility (R&R) study. This
R&R study is done to: a) quantify the
ability of the measuring
instrument to reproduce the same results when
different operators measure the same unit, and b) to quantify
the ability
of the measuring
instrument to obtain virtually the same results when a
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unit is measured more than once.
Repeatability is the amount of variation obtained by measuring the
same unit (precision) with the measuring equipment. Reproducibility is
the variation obtained In the average of measurement made by various
operators measuring the same unit. The repeatability and reproducibility
are then taken as a percentage of the tolerance of the response variable
being measured and this is referred to as %R&R. This index tells, in
percentage, the uncertainty of the measurements in comparison to the
tolerance. The smaller this percentage the better the measuring
Instrument. If a measuring instrument has a high %R&R, the study
should not continue, but rather the measuring instrument should be
studied to reduce its sources of variation. Otherwise, a better measuring
instrument or gauge should be recommended and used. This is an
extremely powerful and useful technique for very complex and involved
investigations that could be used by the method described in this section
of the thesis.
There are two tools available at this level that should be explained
in some detail. They are:
(a) Accuracy: this is the extent to which the
average agrees with the
'true'
value of the unit. The distance (pi
- x) is referred to as error,
bias, or inaccuracy. This error or inaccuracy is the extent to which
the measuring
instrument is out of calibration. Bias can be either
positive or negative (as shown in Fig. 12). The correction needed to
put the measuring
instrument to calibration is of the same
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magnitude as the bias but opposite in sign.






X u U X
A measuring instrument Is considered accurate If the error Is less
than the tolerance for that grade of instrument. In some test
equipment the tolerance is about 2% of the measurement. The
measurement equipment should have the ability to measure to
1 / 10 of the total product tolerance range.
(b) Precision: a measuring instrument will not give identical readings
even when making a number ofmeasurements on the same unit.
Instead the measurement will be scattered around the average.
Precision is the ability of a measuring instrument to reproduce its
own measurement, even if the measurement is incorrect. The




improve the accuracy of a measuring instrument by reducing bias;
but it does not necessarily Improve the precision of an instrument.
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Precision is an inherent dispersion in a measuring system that can
be reproduced and measured; and once known it is predictable.
Precision is corrected by systematic, careful investigation with the
aim at reducing the sources of variation.
There are some combinations to consider when there might be one
of the two, or none of the two, or both accuracy and precision. There are
also some ways to solve the problems that arise out of this
combinations. This is beyond the scope of this document, as it is to give
the investigator the step-by-step procedures for the gauge capability
analysis. Please refer to appropriate sources for more detailed
Information in this regard.! 16]
4.2.1.3 Capability Determination
The third technique is that of capability determination. The
objective of this technique is to determine and quantify the ability of the
machine to produce product within the specification limits (tolerance).
This is done by determining the capability index, Cpk, and the process
potential, C , for each response variable of the processing being used as
independent variables for the overall method being proposed. Product is
physically processed through the machine or sub-process and data is
collected using a measuring instrument with an assumed good R&R.
Then, the data collected is used to make predictions and inferences
about the behavior of the machine or sub-process through time.
Descriptive statistics are computed (as in step 4) to understand the
central tendency of the data, to quantify the amount of variation, and to
understand the shape of the sampling distribution. A goodness of fit test
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is done by using the normal probability paper (or known analytical
techniques) and validated using the skewness and kurtosls. As a
requirement to capability, a stability test is done by charting the data in
a control chart, and then analyzing the chart for presence of
non-
random patterns, or a test to detect out-of-control conditions. If a
response variable (independent performance variable) shows a C k
lower
than the goal, (Cpk > 2.0 or whatever management has determined as a
minimum), then one must proceed to optimize the capability, reduce the
variability and then control the capability. This particular effort is
beyond the scope of this document. Refer to the bibliography for more
information in this regard.
In the paragraphs that follow, concepts, tools and techniques to
determine the capability will be briefly explained. If any more insight is
needed, it is recommended that the investigator following this method
finds other sources where these concepts, tools and techniques are
thoroughly explained and given explicit meaning.
The concepts, tools and techniques that are found useful in
capability determination
are:
(a) Frequency distributions (or
histograms): this is a graphical
technique that displays the central tendency of the data and its
variability. It is divided into cells such that cell width (CW) is
equal to the range divided by the number of cells and the range is
the difference between the maximum
and minimum values.
(b) Measures ofCentral
tendency: they are the sample mean, median,
mode, etc.
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(c) Measures ofSpread or Variability: range, standard deviation, etc.
(d) Measures of Shape: there are two of them:
(i) Skewness: a sampling distribution that is not symmetrical has
more observations in one side of the tail of the distribution that in
the other. A distribution with this characteristic is called a skewed
distribution. Skewness is a statistic that quantifies this lack of
symmetry in the skewness of the distribution. A positively skewed
distribution has more observations in the negative (left) side of the
distribution, whereas a negatively skewed has the majority of the
observations in the positive side (right). For a perfect symmetric
distribution the skewness equals zero. All this is shown in Figure
13 (next page). Normal sampling distributions have their skewness
fluctuate around zero, an effect due to sampling variation. The
equations that determine this characteristic are shown along in
Figure 13 (next page).
(it) Kurtosis: A sampling distribution that is symmetrical and is
normally distributed has a kurtosis equal to 3.0 The
kurtosis
measures the peakedness of a distribution, or the clustering of
observations around the mean or central point. It also measures
the flatness of the distribution or the lack of clustering of
observations around the central point. A distribution with more
observations piled up In the center is called a
leptokurtic
distribution. A leptokurtic distribution is more peaked than a
normal distribution, its kurtosis is greater than 3.0, and it tends
to have fewer observations in the tails. On the other hand, a
distribution with fewer observations around the central point is
flat and is called a platykurtic distribution
(kurtosis < 3.0). For
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samples of normal distributions the kurtosis typically does not
equal exactly three, again due to sampling variation. The equation
and graphical display of kurtosis are shown in Figure 14 (next pg).
(e) Percentiles (or Centiles): this is the point in a distribution below
which a certain percent of the cases fall. The nomenclature for
centiles is Cn, where the C stands for centiles and the n for the
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Where P-g is the 6 th moment about the mean.
percentage. The formula and steps in calculating centiles are given
below.
Formula: C = 11 +
Np - cf
fi
11 = lower limit of Interpolated Interval
N = number of cases
p = proportion equivalent of desired centile
cf = curnulative frequency of cases below the interval
in which we are interpolating
i = size of the interval
fi = frequency of the interval in which we are
interpolating
Steps in calculating the centile:
1.) Take the percentage ofN (sample size).
2.) Find the Interval in the frequency table with N-p points
below it. Start counting from the bottom. IF the next
interval exceeds the N-p, then that interval has to be
interpolated.
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3.) Obtain the lower limit, 11, of the interpolated interval.
4.) Obtain the cumulative frequency, Cf, of the cases below
the interval in which the interpolation is being done.
5.) Obtain the frequency, fi, of the interval in which we are
interpolating.
6.) Obtain the size of the interval, i.
if) The Ogive curve (or accumulative frequency distribution): it is a
curve that results from plotting the cumulative percentages (C%)
against their respective centiles. This curve is also known as the
S -shaped curve. The Ogive curve is adequate when it is desired to
display all the centiles for a set of data. The steps to construct
an ogive curve are:
(i) Calculate the cumulative frequency, Cf, by adding the total
number of cases below the top of the intervals.
(ii) Convert each of the Cf into a cumulative proportion by
dividing Cf by the total number of samples taken.
(Ui) Obtain the cumulative percentages, C%, by multiplying each
Cf by 100.
(g) Machine /Process Potential (Cp): The Cp is a process potential
index that measures the potential of capability of a machine or
process. The C_ is the ratio of the allowable spread over the actual
spread. The allowable spread is the range or tolerance of the
specification, and its calculated by subtracting the LSL from the
USL. The actual spread is the spread from data collected from the
machine or process and it is calculated by multiplying 6 times the
standard deviation, s, of the data. A high value of Cp does not
guarantee that the process is capable producing product within
specification. Furthermore, the whole distribution of the process
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might not overlap with the specification range. C_ does not
measure the location of the average of the actual spread with
respect to the target of the allowable spread; It only compares their
widths. The capability index, C k, measures the degree of
centering of the actual spread versus the allowable spread. The C
may only be calculated when two sided specifications are available.
Numerical properties such as addition and averages, cannot be
applied to the C because it is a unitless index and would not yield
meaningful information other than that which it contains. The
equations for It and a graphical description are shown below in
Figure 15.
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(Cpk): The Cpk is a machine/ process
capability
index that measures the ability of
a machine or process
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to produce product within specification. The Cpk is the ratio of the
distance between the actual process average and the closest spec.
limit over three times the standard deviation of the actual process.
The Cpk measures the degree of centering of the actual process
spread with respect to the allowable spread. Mathematically, and





Figure 16 - Machine /Process Capability
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(I) Short & Long Term Capability Studies: A short term study is an
instant (short time frame) evaluation of a particular characteristic
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in a machine or process. This type of study should take a few
hours or days at the most, depending on the production rate of the
machine or process. A long term study is a prolonged evaluation
of a particular characteristic in a machine or process. This type of
study should take between 30 and 60 days, where data are taken
from the machine or process under study. The intention of a long
term study is to account for time-related effects on variability, and
to confirm that the machine /process is producing product within
specifications. There are recommended sample sizes for each of
these types of studies. They are shown in Table 5 below.
Table 6
Recommended Sample Sizes for Short/Long Term Capability Studies
SAMPLE SIZE Short Term Long Term
Study Number 1st 2nd 3rd 1st 2nd 3rd
Normal
Distribution









250 random units without a single failure
The sample standard deviation tends
to be an underestimation of
the parameter (population) standard
deviation. It Is evident that
when small sample sizes
are used to predict the population o that
this underestimation would be
even greater. To compensate for
this misprediction a correction
should be used (that gives the
equations for Cp
and C^
found above) as follows:
o= 1.33s
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Now that all this concepts, tools and techniques have been briefly
discussed, it is necessary to point out the general procedure used to
determine capability in a machine or process to use in step 5 of the




Plan the machine /process capability study.
Set up the machine /sub-process to known optimum conditions,
and record the levels of the independent variables for that
sub-process.
Run the product through the machine/sub-process.
4.- Observe the processing of product and take notes.
5.- Measure and record the response variables (our independent
variables).
6.- Determine normality.
7. Compute Descriptive statistics (as in step 4).
8. Determine state of statistical control.
9, Determine the capability indexes.
10. Reduce variability if not capable.
4.2. 1 .4 Problems and SolutionsAssociated withAcademicManufacturing
Environments
In academic environments there are certain problems that are not
found in industry. These problems cause the analysis of the results and
capability to become difficult and sometimes new statistical techniques
and tests must be considered to be able to justify the conclusions made.
Among these problems there are three that are most noticeable:
1. Difficulty for obtaining data: this means that data comes at a great
cost and longer time spans than in industry. This tends to reduce the
sample sizes significantly and thus any normal distribution statistics
become non-applicable. Small sample techniques with Student
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distributions and Nonparametric statistics become the only choices
available. Unfortunately, there needs to be a more involved learning
process for these two types of statistical tools since they require some
extensive amount of knowledge of the discipline of statistics.
2.- Student operators: this problem creates a myriad of situations that
would definitely only be found rarely In a mass-production industrial
environment. Most of the facilities used in academic environments are
used as class laboratories predominantly and production tends to vary in
specifications and designs that are run simultaneously. Moreover,
students are learning about the equipment and the field of
microelectronics while using the facilities. This mere fact increases the
probability of lack of precision and larger spreads as well as inaccurate
results for any variable and measurement of interest. The only possible
way to fight this is by close monitoring of the activities in the facility by
experts as well as safeguards protecting the input of erroneous data into
the database systems used.
3.- Equipment age: most of the equipment in academic facilities is
usually donated by Industrial partners of the school. Hence, the age of
the equipment is such that there may be recurring problems which
causes down time. Moreover, technical assistance is provided mostly by
in-house staff that needs to be trained in the operation of each of the
pieces of equipment. The only way to make this problem completely
disappear is obvious, but does not come cheap at all unfortunately.
With these circumstances in mind, the best has to be made out of
the challenges posed by academic environments, which, after all are the
cribs of engineers which will eventually
work in the microelectronic
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industries of the future. Therefore, a unique opportunity is available for
learning to deal with difficult situations in a smaller scale and prepare
for the situations encountered in larger scales in industry.
A serious warning is to be placed at this point as worded by a
statistical process control expert in industry, who I am grateful to for his
time and help. This is shown in Table 7 below.
Table 7





Subj: RE: Statistical Process Analysis...
Ignacio,
My apologies for a slow reply to your EMail. I will try to communicate to you a few
lessons from analysis ofwafer fabrication data that maybe of benefit to you.
1 . There is a need to consider what the basic sampling unit is. In a production fab,
sampling plans are often hierarchical or nested (sites within wafers within loads
for example). To just consider the site level data to be a homogeneous
population Is misleading. Thus I typically apply elementary statistical methods
to load /batch /lot level statistics. To analyze data from nested sampling plans,
technically one should do a mixed GLM analysis. The approximation we usually
do Is to a nested ANOVA and plot the data in strategic ways to understand
systematic effects in the data. Much ofwhat we do can be found in an article by
Ron Snee in the JOURNAL OF QUALITY TECHNOLOGY with the words "Process
Capability
Studies"
or something like that in the title.
2.- You used oxide growth data as an example where mean +/- 3 sigma gives
misleading Information. For our data,
where we lack normality or have outliers
we often use the pseudospread to estimate standard deviation (the pseudospread
is the Interquartile Range (P75-P25) divided by 1.349). Ifyou were using the data
to compute control limits and the minimum possible value is 0. 1 can make a
case for either of the following:
LSL = max(0,mean-3*stddev) OR
LSL = max(0.median-3*pseudospread)
&
USL = mean+3*stddev OR
USL = median+3*pseudospread
For semiconductor processing, basing control limits on within subgroup
variability is often
misleading.
3.- The comparison of different parameters is a problem
for which there is not a
satisfactory solution
for semiconductor processing. The standard approach is to
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use capability indices such as Cp and Cpk as unitless measures for comparing
different parameters. Since the distribution of a capability index for a single
operation is a function of the specification, the sampling plan, and the Intrinsic
capability of the process step, comparing parameters with their capability indices
is often misleading.
I hope this addresses items you were raising in your E-Mail. If this does not help,
we may be able to progress more quicklywith a phone discussion ((505) 893- 122 1 ).
Regards, Rob
Completing this step of the methodology will allow for increased
simplicity in the rest of the investigation. Let us now turn to applying
these concepts, techniques and tools to the nMOS inverter.
4.2.2 Application to the nMOS Inverter System
This step of the method is crucial in nature for it will guide the
investigator towards careful consideration of those parameters which
have the highest potentially to cause faulty products to be made. This
step is very complex in nature, as was seen above. It involves the
overview of all the metrology of the plant and the correct management of
the data which the plant produces.
In the case of the RIT Fab, for this particular system, since the
number of variables is quite small already, all of them will undergo
considerations of capability. Nevertheless, techniques dealing with
metrology characterization
and gauge capability will be not be dealt with.
The reason for this is that there is not enough experience with the
systems at the Fab to be able to assess such issues, even though there is
an apparent need for it. It is assumed that
there are correct, and reliable
and repeatable ways to obtain the necessary
data and that the data is
consistent in the lots ofwafers that progress
through the plant to create
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products.
It is also assumed that the data obtained matches each of the
parts of the system (in this case the nMOS inverter) and characterizes all
of them thoroughly. For example, in the case of sheet resistance, values
for diffusion regions are needed for both the enhancement and depletion
transistors. Each of them will have a different range of values and will
need to be modeled with those values accordingly. Unfortunately, at the
RIT facility there is no such separation ofmeasurements. There might be
a reason behind this, thus it will be assumed that the sheet resistance is
the same for both devices (from the reasoning above). Future
endeavors
should strive to correct this.
With regard to the capability of the parameters, a
previous study
was made which dealt with determining these facts (as mentioned in
section 4.1.1). In it, all the current values for which there was
sufficient
meaningful data were studied and their capability, as linked to
the
machines and processing steps
which they characterized, was assessed.
Nevertheless, not all the work was completed
due to lack of specification
limits in most instructions.
On the other hand, for the case of the
variables which are to be
used in the application to the
nMOS inverter, the specification limits
were extrapolated from the data and
from knowledge of the process
through simulation using SUPREM-3,
and double-checked with an
expert. SUPREM-3 is a software
tools which is used to characterize the
effects of processing
(both physical and electrical) on a slab of
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semiconductor material when designing processes. This knowledge was
acquired while taking a course In Manufacturing Science during Fall
1992, Winter 1992-93 and Spring 1993. Thus, as can be seen from the
first six pages of Appendix E, frequency distributions, measures of
central tendency, measures of spread, measures of shape,
machine /process potential (Cp) and machine /process capability (C k) are
determined in a short term study manner, i.e. with approximately 50 or
more data points. Nevertheless, this is actually a long term study
spanning years of data collecting. This is the reason why the capability
indexes did not change their formula to that which is used for short term
studies.
It was found that there is very little capability in all of these
measurements and the operations that produce them. Indeed, the
capability index Cpk is as low as 0.03 and does not surpass 0.20. Also,
there is a lack of centering on the data, which shows that there is quite
a lot of inaccuracy within the Fab. Some corrective measures should be
taken and some ideas are discussed in chapter 8. Moreover, there is
some lack of normality on the distributions of the data. This goes along
to show that the warning given in table 7 is true and should be
considered in future endeavors. In the case of this study, there is no
knowledge of the theory behind the facts shown on table 7 no previous
investigation of the actual modeling that should be applied to academic
environments with respect to such precautions. Therefore, there was no
point in using the
equations and data shown in the table. That is, there
needs to be a research effort that investigates the industrial standards
for capability
determination and from there extrapolate methods which
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could be applicable to academic environments. Nevertheless, more
details regarding the variables of interest are shown In Appendix E,
as
mentioned in the previous paragraphs.
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DESIGN CONSIDERATIONS
5.1 VLSI Design Evaluation
5.1.1 Concepts
In this step the VLSI design is put under scrutiny to understand
the underlying concepts behind it, its functionality, its timing
considerations (as designed) and its expected performance. There is an
assumption that needs to be made: the design should already be readily
available since the purpose of this method is not to investigate the
design considerations per se, but to understand the design-
manufacturing interactions and effects in order to predict real
performances and characteristics.
Therefore, it is not a concern of this step to explain the theory
behind design of integrated circuits. The justification behind this is that
anyone using this methodology should already be familiar with the
intricate details of matters such as VLSI design, fabrication, etc. The
only concerns and objectives of this step are to thoroughly understand
the functionality and architectural considerations of the system being
dealt with. Topics such as gate-level (logic) design, expected results,
circuit-level (transistor) design, timing simulations, verifications, layout
of both subsystems and the overall system, design rule checking (DRC),
electrical rule checking (ERC) and layout versus schematic (LVS) checks
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should also be studied and understood. This will enable the investigator
to get a feel for the designer's point of view as well as not be surprised by
results obtained in the end of the research effort following this
methodology.
One final point should be made, if a design is not readily available,
and there Is need for designing a VLSI system, careful considerations
should be taken and there should be some level of expertise by the
investigator. The necessary time to design the system should be
allocated, for this effort alone could take several days, weeks or even
months depending on the complexity of the system. Nevertheless, for the
purposes of this method, the design effort should be minimal and the
understanding of the design should be emphasized to the maximum
extent possible.
5.1.2 Application to the nMOS Inverter System
The inverter has been theoretically considered in detail in chapter
2. Nevertheless, the actual design that is being produced at the RIT Fab
has not been mentioned. It is the objective of this section to introduce
the reader to the design considerations that were made by the designer of
the system.
The inverter being considered here is part of a cell of a larger test
chip designed by H. J. Bijker for the microelectronic engineering
department in 1991 . This system consists of test structures that are able
to ascertain the correctness of a process which was being used in 1991
and is still being used now. The system
consists of 64 cells, of which
- 87 - 3- Ignacio q.11 94.
cells 38 to 45 are inverters and cell 53 a ring oscillator.
Cells 38 through 45 differ both in feature sizes and thus in gain
factors. The basic design being considered is shown on figure 17 (next
page).
As far as timing simulations are concerned, the work done by H. J.
Bijker does poorly in showing specific factors such as timing, inversion,
voltage, and others characterizing the inverter at the design level. On
the other hand, a good description of test results from an actual
fabrication run are provided. Moreover, an analytical method for
obtaining the figure of merit, i.e. td is provided along with other useful
information (such as inverter layouts) which helps understanding the
basic design. All the Information for the nMOS test chip is available at
the department of Microelectronic Engineering at R.I.T. or by directly
contacting H. J. Bijker.
5.2 Layout Parameter Extraction (LPE)
In this step of the method, it is necessary
for one to have computer
tools that verify the electrical and
physical integrity of the IC design.
This toolset can be used to insure that the layout is manufacturable,
functional and adheres to the electrical performance which can be
defined using a
schematic design or netlist. The objective here is to
obtain a SPICE readable netlist with predetermined values (obtained by
extraction from manufacturing data and input
into a system script) for
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Figure 17 - E/D Inverter as Depicted by H. J. Bijker
The top figure shows the final topography of an nMOS Inverter. The middle figure shows the
schematic representation of the nMOS Inverter. The lower figure shows a cross-sectional view.
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each of the parameters of interest. Nevertheless, the question of actual
performance versus simulated performance is still unanswered. Further
steps beyond this one are necessary to tackle such a problem and try to
resolve it in an efficient manner.
There are many tools to accomplish the objective of this step. Of
particular interest is the Mentor Graphics verification toolset (it is one of
the several available and used at R. I. T.). This does not Imply that there
may not be other tools available with more features or powerful handling
of layouts. Nevertheless, due to licensing laws and copyrights, these
other toolsets are only available for use within specific design
environments.
Any way, a brief discussion of the Mentor Graphics toolset shall be
given. It is expected that the reader will be familiar with the use of the
toolset available for the purposes of this step. It is also assumed that
there will be a set of scripts pre-written for use by designers for these
purposes and able to handle the specific characteristics of the system
being studied. The reason for this is that it is not necessarily
the task of
any particular designer to set up
the system in which these (or any other)
CAD /CAM tools are to be used. If this were the case, the design effort
would become more costly and time consuming
than is needed for the
purposes of the methodology being considered in this thesis. For more
information on the Mentor Graphics verification tools, please refer to
bibliography at the end of this
document.
90 - 3- Ignacio q. 1. 1 94.
5.2.1 Concepts
The Mentor Graphics IC checking toolset (CheckMate) consists
of two major tools: MaskCheck and Netcheck. A third toolset, the
CheckMate Utilities, work on the data created by the two major tools.
MaskCheck is the physical layout verification checker. MaskCheck
verifies that the IC layout has the proper interlayer and intralayer
relationships for the fabrication process. NetCheck verifies that the IC
layout design conforms to the schematic design or netlist. The Utilities
are additional tools that manipulate information from both the other
tools and include: OutNetL and OutNetS which create LSIM or SPICE
netlists from the database Information of the other two tools; TransNetL
and TransNetS to translate external LSIM or SPICE netlists into
database information usable by the other two tools; etc.
With MaskCheck one can: define layers, extract new layers, output
layers, specify circuit connectivity, detect shorts and opens, detect design
rule violations, extract netlists extract devices, extract parasitic devices,
calculate device parameters, perform nodal summations, etc. MaskCheck
performs verifications and extraction operations according to
instructions placed in the control and rules files (scripts). The entries
made in the MaskCheck control and rules files determine the input
accepted and the output delivered. Release 2.2 has new capabilities to
extract and report parasitic capacitances
and resistances that occur in
the layout. These parasitics affect the timing performance of the circuit.
Finding these parasitic values,
and attaching them to the netlist
generated for simulation, allows for a more accurate
circuit performance
simulation. CheckMate
MaskPE is a separately licensed software.
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NetCheck identifies differences between two circuit netlist
descriptions (usually, one from a layout and one from a schematic) and
reports the differences. It needs three input files: an extracted netlist
from the layout; a reference netlist from the schematic and a control file.
NetCheck outputs signal and device matching errors and allows for
interactive querying of output.[ 18]
Careful completion of this step will allow for a check of the SPICE
netlist to be easier. Usually, if the design is readily available, this LPE
should also be available (as explained in step 6). Nevertheless, it can be
done very easily having the necessary scripts available in the CAD /CAM
design system.
5.2.2 Application to the nMOS Inverter System
In this step, the design of H. J. Bijker was to be checked to obtain
a SPICE (or HSPICE in this case) readable netlist. Nevertheless, after
careful considerations of the toolset available at R.I.T. and consultations
with experts, it was determined that the system cannot perform layout
parameter extraction on nMOS designs, because no Pdf files were written
for the purposes of nMOS design verification. It is only useful for CMOS
designs and does not provide for ways of checking depletion mode
inverters. Moreover, the toolset is not set up to extract parasitic
resistances and capacitances that could be obtained in theory by it. This
happens because of the need of another software tool (MaskPE) which
is licensed by Texas Instruments Corporation,
and it is not available in
the R.I.T. design environment.
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These facts reduce LPE to a manual task that can only accomplish
limited extraction of parameters, such as obtaining geometric data for
the generation of an HSPICE netlist. This netlist is to be generated in
manual form as well, because of the inadequacy of the toolset with
respect to nMOS designs. Thus, the geometric data will be manually
obtained from the design reviewed in section 5.1.
From the review of designed cells available in such a chip for the
E/D inverter, a X=2 /mi cell with a gain=2 was chosen (see Appendix F).
The reason for choosing such an inverter is that in pre-manufacturing
simulation it gives the best overall output. This being the only way to
know whether this system works, and without manufacturing data to
confirm any other notions, it was an obvious choice. The geometric data
that is associated with the design choice within cell 38 or 39 of the test
chip by H. J. Bijker is shown in Table 8 below. All other considerations
being minor at this point, for It is very hard to obtain the necessary
parasitics from the designed layout, we now turn to the problem of
designing a thorough statistical experiment for this study.
Table 8
Geometric Values for E/D Inverter Chosen
Parameter Value Units
Ratio (Gain2): k 4 N/A
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STATISTICAL EXPERIMENTATION
6. 1 Design ofExperiment (s) (DofE)
The joint objectives of this step are two. First, to maintain focus
on the important factors of the research being done on the VLSI system
by designing an experiment before any conclusive results are obtained.
Second, to set out the hypotheses needed to obtain the desired results
and be able to test them and analyze them by statistical methods. One
of the most important reasons behind designing an experiment is that of
avoiding combinatronic explosion of data. That is, as more
independent
variables are used and for each variable the number of values to be
studied is large, the number of data to accumulate and analyze increases
factoriaUy by the equation:
C(n,r) = n!/[r!-(n-r)!] such that
n = number of factors
r = distinct objects chosen at a time
For example, for 7 independent variables, taken 2
at a time (varied
two at a time), the total number of data values
to be obtained is 21.
This means that there would be 21 sets of
7 variations. For a more
complete study (full-factorial),
which would express every single




k is the number of different values
taken by each variable. Clearly, this
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is not practical as the number of variables increases. One should strive
to reduce the set of variables to the minimum required to understand the
effects of interest and reduce the number of data to such needed to
describe the major interactions between them. A brief discussion of this
topic will be presented below in order to define some basic concepts
needed with regard to this particular method.
6.1.1 Background Information
6.1.1.1 Introduction to DofE
The prime application area of DofE is that of process
characterization. In this very general use, one studies the result of
making purposeful changes in the way the process is operated and watch
the way the responses of the process change. This is one of the goals of
the method developed In this thesis. Another application utilizes
experimental design to troubleshoot a problem by interchanging
components. In this way one can induce a failure at will and understand
the source of this failure. Routine analytical errors may be accessed by
proper experimental designs. Instead of just watching the variation in
the data by a so called "random
process,"
one can trace the sources of
changes in the numbers so that control may be gained on the overall
variance and improve the quality of the product, process
or service.
Purposeful changes are the important part of experimental design.
Efficiency is the added value
provided by a statistical approach to
experimentation. An efficient experiment is that wnich derives the
required information at the least expenditure of
resources.
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Now, there are ways to attain this efficiency. For instance, instead
of using the well-known technique of changing one factor while keeping
all the others constant to find out the effects of that one variable versus
the others, one should look to find out all the possible combinations of
importance to the process, i.e., all the interactions between variables per
se, and, between variable(s) and the process. For this matter, one needs,
as mentioned earlier, prior knowledge and experience with the process, a
response or set of response variables and clear goals and objectives.
Moreover, the response(s) should be quantitative, precise and must mean
something related to the
investigation. There are several ways to find the
desired results in an experimental manner, but some are more efficient
than others, as seen below. One has to be able to assess which
method
of experimentation, from those presented below or others, is the
most
efficient for the investigation.
6.1.1.2 Statistical ExperimentalDesigns
As mentioned before, we have the so called 1-F.A.T. (one
factor at a
time) technique, where
analysis is performed on each result
independently of the other
results. This is highly inefficient and may not
even obtain the required
information. There are others.
The two level factorial design looks
at k factors in n observations,
with each factor at two
levels (two values only). In this study
observations are not analyzed separately,
but as an experimental unit to
provide independent
assessments of the effects of each of the factors
under study. The number of
observations in such an experiment Is given
by taking the
number of levels to the power of
the number of factors.! 19]
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The use of this design stems in the exploratory nature of a process or
problem. Whenever there is an initial need to investigate effects caused
by certain circumstances that can be experimentally controlled, and
there is no previous data, this should be chosen. The reason is that this
design will investigate the effects of the limits of the data. Nonetheless,
this is seldom useful in engineering applications, where Targets, LSLs
and USLs are always (or most always) needed.
In the fractional factorial at two levels design, one looks only for
the mam interactions of variables on the response variable. That is, in
this type we will have a number of observations equal to the number of
levels raised to the quantity of number of factors minus the
fractionalizing element of the design. The problem with this type of
design is that there are several complications that arise as a result from
fractionalizing the experiment.
Multi-level designs are another type of experimental designs.
These designs assume more levels (more possible values) for the number
of factors taken out of the observations. The most common is the 3-level
design in which any variable can take on three possible values and all
the possible combinations can be analyzed. There are others such as the
five-level design, etc. One must be careful with these types of designs
since the combinatorial explosion that could arise out of an overseen
situation could render the design too expensive and too inefficient to be
affordable.
There are many variations
within each type of design discussed
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above. Nevertheless, the subject of DofE is too broad and thus cannot
be thoroughly covered in this subsections of this eighth step. For more
information, please refer to the bibliography section for any books
dealing with the subject in a more complete manner.
6.1.1.3 Hypotheses Determination
Hypotheses are important, because they give direction to the study
and the tests that are to be run in analyzing the results from the
gathering of data. Hypotheses are very important and should be
considered very carefully. They should be mathematically precise and
logically correct, since these two requirements are very important for any
statistics to be performed on them. Moreover, hypotheses should be
made for the default and alternative considerations for each response
variable of interest and should be plentiful enough to cover the range of
responses obtained from experimentation.
Having the above concepts in mind, let us turn to the application
of one of them to the characterization of the nMOS Inverter System.
6.1.2 Application to the nMOS Inverter System
Due to the characteristics of the data that is to be used as
independent variables in this performance analysis, two-level designs are
useless. The reason for this is that there are at least three levels of
Interest for each of the factors in the nMOS system (Target, -3o and
+3o). On the other hand, three level designs are inherently inefficient
due to the volume of information generated
at a relatively high cost.
There are some modifications of the basic
three-level designs that can be
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efficient by giving the required information at a low cost. One of such
solutions is that of the Central Composite Design (CCD) of 5 levels, or
even a modified version of it. Another such solution, which by the way is
the most appealing, is that of the
"Box-Behnken"
(B-B) three-level
designs. This class of designs investigates three-levels with a minimum
of work required to obtain meaningful results for analysis. This concept
makes logical use of the 2k factorial. To build a B-B design, factors are
taken and 22 factorials are built for all pairs of them while holding the
other factors at a center point. There is a greater expenditure of
resources in a B-B design than in a CCD. Nevertheless, the design of a
CCD is very complex and requires much work, the same
situation being
for its analysis. Hence, the B-B design is a tremendous increase in
efficiency from the full three-level
factorial design that is affordable in
this research.
To determine how many
"sets"
or sub-designs in a B-B are needed,
one has to find the number of pairs of factors for the problem
at hand.
This is the combination of k factors taken 2 at a time, as
shown below.
C2
k = k!/[(k-2)! 2!] = (k(k-l))/2
such that k = # of factors
Therefore the number of treatment
combinations (#tc) in a B-B
design will be equal to the
number of pairings of factors times the
number of treatments in the
sub-design (which will always be 4) plus the
zero or center point.
#tc = 4[(k(k-l))/2] + 1
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As in any experimental design, the treatment combinations are
randomized and run in random order. So, while the B-B designs are not
as efficient as the CCD, they fill a gap between the 2kP and the larger,
multi-level full factorial design and certainly are far more efficient than
the full 3k factorials. From a degree of freedom analysis, one can see
that the B-B designs use up fewer df and in turn give up information on
higher order interactions that would not likely occur. One does not
obtain information on quadratic interactions of subtle nature from a B-
B design. However, one does obtain information on main linear and
main quadratic effects along with the two factor linear interactions.
This is important to consider when one is doing an exploratory analysis
such as the one for this example with the inverter. Finally, as related to
the inverter case study, the B-B design is shown on Table 9 below.
Table 9
B-B Design for Use in Simulation Framework
tc L,x | S.
0 0 0 0
1 - - o
2 + - 0
3 - + 0
4 + + 0
5 - 0
6 + 0
7 - 0 +





12 0 + +
k = 3 #sets = 3 rite =13
- = -2o-value + = +2o-value 0 = fi-value
Values ofonly2a
were chosen due to the low capability shown throughout the
measurements ofthe
Independent variables (factors) being used in this study.
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Notice that this design improves over the full factorial by eliminating 14
cases, that are unlikely to be of significance any way.
As far as hypotheses are concerned, at this point there is only one
(or a modified version of it). This study is concerned with proving there
is no statistically significant differences between design-simulated
performance, /i,; post-manufacturing performance, n2; and
manufacturing/design-feedback-simulated performance, pi3 (i.e., that
which takes into account the inherent characteristics of the
manufacturing environment). Expressed mathematically, this is as
follows:
H0: ^i =f*2 =-"3
HA: The fi's are not equal
a = 0.05 (conservative alpha risk)
Unfortunately, there is no such manufacturing data for the metrics
chosen earlier in the database of the RIT Fab. This reduces the analysis
to a test of means between
rul
and ^3. Matters are complicated even
further by the fact that simulation results from 1991 are not averaged or
have a standard deviation (two conditions which are necessary for the
test of means). Nevertheless, this subject will be dealt with in the
analysis section of this methodology for the nMOS inverter case.
6.2 SPICE Calculations and Simulation Runs
After all considerations have been made for each and every one of
the variables and an efficient experiment
has been design, data must be
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gathered. All the previous steps of this method have lead to the most
important causes. Furthermore, they have lead to the most influencing
sources of variation for the responses of interest. It is now time to
obtain some realistic simulations in order to be able to compare them
with the actual product further on. For this matter there are three
points to be taken into account.
6.2.1 Associated Tasks
(a) Calculation of lower and upper specification limits (LSLs and
USLs) for each of the factors (Xj, tox and RJ of the experiment as
well as their target value. Maybe there is the need to calculate
other values (depending on the design of the experiment) or maybe
there is only a need for the LSLs and USLs.
(b) Double-check of the netlist generated by LPE step of this method.
That is, check that the SPICE net fist created as a result of doing
the Layout Parameter Extraction agrees with the values set out for
models, elements, interconnects, parasitics, etc. This is
important, because most of the predefined scripts have certain
values associated with each of the parameters for the model and
element. One has to be able to ascertain that each and everyone
of them agrees with those from the capability analysis step, design
step (those specified by the system designerls))
and those of
substep (a) above. Any
discrepancies should be thoroughly checked
and the source of this error should be determined and
cleared
before continuing with
the study. This could otherwise lead to
erroneous results, and therefore, erroneous
conclusions as well.
(c) SPICE vs. HSPICE
use: SPICE is a public software available to
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most academic and industrial environments upon request and
certain other considerations. HSPICE is a commercially available
system (as explained in Chapter 2) with many enhancements over
the public version. It offers more capabilities, both analytically
and graphically over those of SPICE. Nevertheless, there is a cost
associated with the use of HSPICE; that is, there is a monetary
price involved and there is a learning curve over SPICE that needs
to be covered before efficient use of the tool is possible. One
should address the needs of the environment where the study is
being executed and select whichever option is more attractive.
(d) SPICE-deck runs and result retrieval: once all of the above issues
have been addressed properly, one can turn to the task of running
the necessary amount of combinations (as set out in step 8) in
SPICE (or HSPICE) in order to obtain the set ofvalues for each of
the response variables defined earlier in this method.
6.2.2 Application to the nMOS Inverter System
At this point, once the B-B design has been laid out, one needs to
obtain results from SPICE simulations reflecting such parametric
variations. If LPE had been available, a netlist containing all the
necessary parameters would be
available and there would only be a need
for checking it to make sure
all the values were correct. Furthermore,
only minor changes
would have to be made in order to incorporate the
variations induced through the experimental design of section 6.1 in
order to accommodate for the ranges of values of the three variables that
were defined as fundamentally essential to performance and for which an
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entire capability analysis was made.
Unfortunately, LPE was not available and thus a netlist must be
generated manually. This, in turn, represents a fail-safe procedure in
which checking of the values for each of the constants and variables of
the model files. Also, this provides for an assurance in which values
that were determined to be negligible, are, in fact, neglected.
A point should be made with regard to the variables chosen in this
study. Junction depths and sheet resistance values should be done for
each transistor of the inverter individually and recorded accordingly.
This is not the case in the RIT Fab, for only one junction depth
measurement and only one sheet resistance measurement are made for
all diffusion purposes of the dram /source region's definition implant (or
diffusion). This is correct in principle, but does not take into
consideration the electrical characteristics that are affected by previous
implants both for threshold adjusts, as well as depletion implant region
purposes. Thus, there are variations in values that are going to be found
in the two
devices'
regions and these have effects in the model files made
for each of them. For the purposes of this study, the values of each of
the two variables will be assumed to be the same for both transistors,
even though this might not really be the case.
Also, considering the choice between SPICE and HSPICE, the
following must be read. One of the
steps of this method had the
objective of reducing the
number of parameters which are available for
modeling. HSPICE, on the other hand, increases the number of
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modeling parameters from about 48 to over one hundred. This, at simple
sight, is a terrible shortcoming of HSPICE. A more in-depth analysis of
the software tool will reveal that most of those parameters are used in
calculations that are not available in SPICE. For example, the
parameter ACM, and another set of them which follow in table 1 (pg. 15),
could be viewed as useless. Nevertheless, they are fundamental in the
sense that any specification of them will allow for the model to be
manipulated to obtain effective areas of devices and regions of each
device, which will prove useful in calculating, among others, the actual
gain of the system. There are other instances, and they are to be
considered carefully. This was done in an arbitrary manner and is shown
in Appendix B. By arbitrary it is implied that the user's manual for this
tool was studied and the values that would prove most useful in this
simple example (nMOS Inverter) were set constant. Also, other values
were chosen according to MOSIS models, for it is a possible fact
that the
designer used these models for his simulations in 1991. Moreover, these
MOSIS models provide for some typical values that could not be obtained
from the R.I.T. faculty and are presently missing in the database.
Therefore, after calculating the /.+2o values,
as well as obtaining
the mean value from Appendix E for each of the independent variables,
the results are as shown on table 10 (next page).
Having these values calculated,
and the rest of those being
considered held constant or simply neglected,
simulation is performed in
HSPICE H9000D for the 13 cases of
the B-B design. The results are
shown in Appendix F along with a
representative HSPICE netlist. Once
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^J R.h
374.3 A 0.47 nm on*
828.2 A 1 .89 nm 23.31 n
1282.1 A 3.31 nm 79.01 n
Table 10
Values for the Three-levels of the Three-factors Being Considered
n 2a value:
fi value (Mean):
n + 2o value:
*
= value actually goes negative [not possible]
all these results are obtained for the inverter, we turn to the analysis of
the results obtained. Another point should be made, regarding the
simulations for td, that is, with respect to the Ring Oscillator simulation
needed to produce the results concerning time delay metrics for each
of
the cases of the designed experiment. The netlist representing
such
circuit is shown in Appendix F, as well as the diagram from
which
visualization of the netlist was made.
As much work as was done for the
simulation regarding this
metric, no results were
obtained. There are certain author -related
shortcomings regarding the
operation of HSPICE which did not allow for
proper solutions to be investigated. Moreover,
the time constraints put
forth stopped this simulations
short from producing the easy
results
which the ring oscillator
produces and are otherwise hard to calculate
manually. Nevertheless, with
some effort the circuit and all the
variations needed for it to give the
results for time delay depending on
Rs, x , and tox can be
obtained. This is, by no means, a weakness in
the
method. Rather, it is a
weakness in the span of knowledge that
the
author holds regarding
the details of HSPICE
H9000D. It should.
nevertheless, be possible
to simulate this circuit by appropriate fixtures
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to the netlist that will allow for transient analysis to run smoothly and
the frequency to be extrapolated out of this analysis. With regard to the
overall results of this case study, it should be noted that the fact that
this particular simulations were not run does not constitute disaster.
The reason is that there is already some essential data missing that will
stop any analysis from being performed. Nevertheless, this is explained
better in the section below.
6.3 Analysis ofResult Set(s)
This is again a controversial step, meaning that there is much
material to cover. This material can be found in Statistics and Design of
Experiment books where it is explained in a very thorough manner.
Nevertheless, depending on the desires of the research being done (In this
case the nMOS inverter performance characterization), most analyses
will fall in the following categories:
6.3.1 Basic Tools & Techniques
(a) Simple Analysis: That is, performing hypothesis testing. There are
many types of hypothesis testing, but most important of all these
that ofmeans (large and small samples for both equality and
differences and for both independent and paired data); tests for
standard deviations (single and among two standard deviations).
The problem with these types of tests is that they tend to increase
the alpha risk (risk of hypothesizing erroneously) as the number of
tests increases for several associated means and /or standard
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deviations.
(b) ANOVA: that is, analysis of variance. This remedies the problem
regarding the alpha risk and can simplify procedural difficulties
quite a bit. The only problem with this analysis technique is that
it assumes several things, one of them being the homogeneity of
the variances of the means being tested, and the other being
normality. Now, as seen from table 6, in VLSI and IC processing
normality is an unusual feature. This creates problems that are
difficult to solve and beyond the scope of this document to discuss.
(c) Nonparametric tests: these are all those methods that do not
assume anything about the distributions of the sample(s) taken.
They deal with the data as it is and deal with obtaining the
information being asked for by unconventional techniques. There
are a myriad ofNonparametric tests and techniques and thorough
review and study of them will be the only way to discern which one
is the most applicable.
(d) Regression Analysis: this type of analysis deals with the
proportions, curve fitting and the extrapolation of equations that
thoroughly describe the behavior of the response
as a function of
the data provided by the results of the interactions of independent
variables. This is more a complement to the analysis performed by
those categories shown above, rather than a sole
analysis option.
Again, it is up to the
investigator to choose such techniques which
are to obtain the most meaning out of the
results. It is difficult and
rather cumbersome to believe that
there are simple ways to analyze data
for general cases. There is an
immense amount of research undergoing
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even presently to deal with the difficulties associated with analytical
techniques to suit new and more complex problems. It is one of such
problems that of IC processing. Thus, it is stressed that detailed study of
the techniques, the motivations, the theory and implications behind any
attractive analysis procedure, is necessary to achieve the most efficient
and robust conclusions. This is a critical step of this
thesis'
methodology and it is not, by any means, to be taken lightly.
6.3.2 Application to the nMOS Inverter System
Before any analysis could be performed, the result set from this
methodology's simulations is presented. Results for the metrics defined
in step 1 are shown in Table 1 1 below.
Table 1 1
Methodology's Simulation Result*5
tc vv Gain V._-
0 1.2440V 2.3167 2.3395V
/F*
1 1.2923V 2.3167 2.4793V
44 44






































12 DISCARDED, because of impossibility of this situation
*
= value not found
A representative I-V curve is shown on graphical output (for
treatment combination 0) in Appendix F.
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Unfortunately, the R.I.T. nMOS 2.0 process does not stress testing
of parameters at the end of the fabrication procedures as much as it
should. Testing is the step where most of the measurements come to
existence and can be validated to be used in modeling and understanding
processing-design relationships (as in this thesis) or any number of other
modeling efforts that can arise out of characterizations.
Because of the lack of measurements from step 51 of the nMOS
process, no sampling can be done, no means or standard deviations of
the measurements can be obtained, and thus, no real testing can be
done. Also, the designer did a terrible job specifying operating curves and
specification limits for any parameter. This mere fact completely blocks
any effort intended toward analysis of the results for comparative
purposes. On the other hand, just looking at the results from table 1 1
above, one can ascertain the following:
1 . ) The greatest effects on inversion and threshold voltages are those
caused by tox and Xj. This can be seen from any mathematical
derivation of the relationships that exist between the metrics and
the two parameters above.
2.) Sheet resistance will only have a significant effect if no influences
from contact and diffusion resistances are considered. That is, of
course, impossible.
3.) The gain will be constant throughout,
unless lateral diffusion and
length modulation effects are considered along the channel.
4.) The farthest reaching
effects are given by tox. This is clear if
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one looks at treatment combinations (t.c.) 1 through 4, and 5
through 8. In the first set, there will be large variations occurring
on the voltages. This is because the effects of both junction depth
and thin oxide thickness are being considered. On the other
hand, in the second set, there is still some variation occurring
depending on the values taken by think oxide thickness, and they
are larger than those on the third set (9 through 12) where
junction depth is the variable and thin oxide the constant.
5.) The combined effect of Xj and tox is the most influencing cause
of variation. Only on large diffusions will sheet resistance become
a factor of Importance. This also applies to submicron minimum
feature sizes (currently being used in industry).
6.) None of the time delays were obtained. This is due to reasons
discussed earlier.
7.) The zeroth combination (all average values for parameters) will give
a value not far from the desired inversion voltage (2.5 V). A better
result will occur on tc#l, tc#9 and tc#10.
8.) There are certain voltages that repeat. This is because the effects
of sheet resistance are negligible and they do not affect the values
that re-appear on different t.c. for x,
and tox.
9.) A fatal error occurs when junction depth is shallow and thin
oxide
thick, i.e., treatment combination 2 where inversion
voltage shoots
up to a high
value. Also, when both are in their maximum values,
or when thin oxide is larger than average (not target!!!), and
Junction depth is average the inversion voltage increases. See
the inversion voltage curve range plotted
in Appendix F (after the
output for treatment combination 0).
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10.) All I-V curves are similar and smooth in nature. The gam is
smaller than the design value (Gain=2). This seems to compensate
for the variations of the most influencing parameters by not
allowing for large overshoots (or undershoots) to occur.
11.) There is a further need for investigation of variations of other
parameters in conjunction with the three parameters investigated
in this case study. This is not going to be a feasible experiment,
unless there Is availability of supercomputing systems and
algorithms powerful enough to handle the computational load this
will incur.
12.) Measurements are vital, as well as design specifications based on
pre-manufacturing simulations.
!
Regression Analysis could not be done. The reason is that due to
the lack of comparative analysis because of a lack of measured and
specified data in this system (nMOS inverter) would result in formidably
weak and unreliable results. This is left to be done in future efforts after
data exists in at least one of the two populations mentioned above
(manufacturing data and specification data). With
this in mind, let us
turn to the question of manufacturability, functionality and
repercussions of the system in other areas revolving around it, in
particular this one (nMOS inverter).
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MANUFACTURABILITY ASSESSMENT
7.1 Product Functionality, Manufacturability & Other
Implications
At this point of the study (following the methodology being
described), everything regarding the responses and their relationships to
the independent variables should be known. That is, all the results
should be available and a good idea of the predicted performance (based
on real values) should be clear. The questions then are: so what? what
do these results tell us? where do these result lead us? what can these
results impact? These are rather involved matters and much thought
must be put into them.
7.1.1 Concepts to Consider
One area that is definitely identifiable is that of comparison
between what the method reports for predicted performance and what
real manufacturing gives as a result. There is a need for comparing the
two results to understand whether there is accuracy in the methodology
and whether any statistically significant differences exist. Logic dictates
there should not be any, but logic does not always take many factors
into consideration. One should make a point of studying these
differences (if existent) and reporting them accordingly. Moreover, these
differences would give insight into any overseen details and provides for a
feedback path in this methodology. In other words, it provides for its
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continuing improvement and search for ultimate accuracy and precision
with respect to reality.
Out of the above comparisons one should be able to assess
functionality, i.e. the conformance of the predicted (and real)
characteristics to the design of the system. It should be readily clear
whether this occurs and whether there are any weaknesses in the
product with respect to the specifications due to variances of important
parameters and their effects on the relevant characteristics of the
product.
Another clear fact should be that of manufacturability, or the
inherent producibility of the system in the manufacturing process. It is
rather difficult to change processes in the semiconductor industry. The
reason for this is that it takes much longer to perfect and quantify a
process that to characterize a product differently to accommodate for a
process. One of the facts of this matter is that a process may be
accommodating for many products and if changed it might have a farther
reaching effect than if left as such (or only modified very slightly if
absolutely necessary) and only modifying the products around its
characteristics. There are many other details involved that defend the
above notion. The point is that one should be able to assess the need for
changes in the product or to pin point areas of conflict between the
process and the product and recommend action(s) that could solve this
conflicts.
There are more far reaching implications than the two explained
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above. Product functionality and performance, as well as
manufacturability are cornerstones of issues such as cost of ownership
of products and processes, cycletime reduction efforts, etc. These
implications are subject to consideration and should be addressed
properly in order to quantify the effects of any product's variation in
performance in any area that it may touch. This, or course, assumes
knowledge of the Industrial planning and financial issues that surround
any process-product interaction. Moreover, some level of expertise is
required due to their rather sensitive nature. With this in mind, as well
as the concepts and areas that are to be considered, let us turn to the
nMOS inverter's case for a brief explanation relating it to this last step
of the methodology.
7.1.2 Application to the nMOS Inverter System
With respect to the comparison of results from the Fab, from
simulation and from this method, the only comment to be made
is that
until there is such data to be compared, no testing of the hypothesis of
step 8 can be
made. That is, the hypothesis set in the design of
experiments section for the nMOS inverter cannot be tested
until there
are enough values for each of the three
population to make it a
significant and insightful effort.
Nevertheless, from the results
obtained following the method set
forth in this thesis, one can tell
that there Is some level of functionality
of the inverter. That is, as long as there
are no extreme conditions
surpassing the
2o limits from the average, the
product should give
reasonable values for inversion voltage,
threshold voltage, gain and
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possibly time delay (though this needs to be confirmed in future
endeavors). Still, a definite increase of capability indexing on most of the
operations done inside the Fab is needed. This will allow for further
improvement in precision and accuracy in the processing undergone
there. More details regarding functionality and capability of this case
study are given in the above corresponding sections that analyze these
points.
Manufacturability is an important issue, and it should not be left
unattended. According to the methodology undergone, the nMOS
inverter is manufacturable in the R.I.T. Fab, but the variations in the
process are too large to overlook. Performance is highly hindered by
Incorrect diffusion operations and insufficient gate oxide growth. There
should be a safeguard against erroneous processing of these particular
steps as well as others that might influence the performance of the
circuit to any extent. Also, a need for metrology characterization and
gauge capability is underlined. There is nothing more important than
reducing variability in the equipment to
be used, in order to determine
the influence that student-operators have on the processing effort. This
needs to be addressed properly.
A point should be made with respect to the design done for this
product. There was no thorough simulation work done, and the fact that
the product was allowed to go through the nMOS process may have a
lasting effect in the capability
of the Fab. This means that a faulty
design could induce erroneous data to enter the
CIM MESA system, thus
confounding the
effects of the process per se and those of the product by
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itself. Moreover, a blurry overall effect that is highly inseparable would
result, unless the design works prior to manufacturing in a simulation
environment. Review of the design will reveal the statement which
informs of the fact that the inverter does not work in simulation. This is
a warning that should never occur and should be taken care of before the
design enters the factory. Otherwise, the analysis work could be made as
complicated as this case study has shown to be. Thus, thorough
verification and data extraction should occur prior to manufacturing
endeavors, in order to have a basis where to make comparisons later on.
There are more subtle subjects to talk about, such as that of the
effect of the performance of the inverter into cycletime reduction
planning, inventory controlling, cost of ownership of the process and
product and others. Surely there are effects that are to be addressed in
each and everyone of the subjects stated above. Nevertheless, the
problems associated with the nMOS inverter per se and the lack of data
that exists for it as a product is complex enough that the other topics
have to be left for future efforts to address. This should only happen
once certain comparative analysis is done and all the functionality of the
product (system), is manufacturable.
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Final Notes





In the preceding section, a method for predicting real performance
has been discussed to detail, assuming prior knowledge where necessary
and expressing a more detailed explanation where needed. It has been
noticed that the complex nature of the problem of properly assessing
performance makes any solution equally complex in nature. A point has
been made throughout this section (and all the research that goes
behind it) to make the solution as simple, flexible and general as
possible. The reason for this is that there needs to be room left for the
researcher using this methodology to use his or her own judgment about
the relative importance of each of the steps outlined here.
Moreover, this method has the inherent assumption that none of
the steps are rigid in form, but rather each should be viewed as a
possible approach towards the overall solution, which presents a set of
tools and techniques currently available to aid the investigator in the
efforts of the study. By no means this represents that the tools,
techniques and procedures presented here are exhaustive. There may be
other, more powerful, sets of tools that could tackle the problems being
addressed here in a more efficient manner. Nevertheless, the tools
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presented here are geared towards determining direction of the
investigation and are simple enough to understand (having had some
prior exposure to all the theory behind them).
Some of the steps involved a more detailed discussion due to their
sublime nature (to put it somehow). An example is that of step 5, where
immense amounts of detail can be found. The reasons for this is that
such rather lengthy explanation will enable anyone in the area of IC
design and manufacturing to use this method if there is a desire to
understand the theory behind this method and there is a willingness to,
not only use this method, but investigate the structural intricacies that
make it work with such a simple set of steps. This simplicity is not to
make up for lack of expertise in any of the disciplines that back
this
method up. It would be very foolish to assume that no knowledge and
exposure to the material is necessary to get the best out of the solution
laid out in this second section.
Finally, a summary table is presented outlining
the series of steps
and the general objective or objectives that each one of the steps
fulfills.
The table does not cover every aspect in retrospective,
and it is hoped
that this table (Table 12) will only provide for a reminder of what the
previous chapters of this section have covered much more
thoroughly.
With this in mind, a simple case study was
presented along showing the
application of this method and the general
problems that arise as each of
the steps are covered.
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Table 12
Methodology Summary
Step # Description Ob.ectivetel




3 CIM Database 9uery for Steps & Var. . .
4 Descriptive Statistical Analysis of. . .
5 Capability Analysis of the Data
6 VLSI Design Evaluation
7 Layout Parameter Extraction (LPE)
8 Design of Experiment(s) (DofE)
9 SPICE Calculations and Simulation Runs
10 Analysis ofResult Set(s)
1 1 Product Functionality, Manufacturability
& Other Implications
Pin point the vital few variables that
influence performance of the system.
Find those processing stages which
have effect on the variables of step 1 .
Also, identify metrology that will give
the values for the above variables.
Find the values needed for each
parametermeasured and recorded
Visualize & describe the central
tendency of the samples.
Final reduction of set of variables
and determination of variance for
each of them and their capabilities.
Understand the motivations and
functionality desires put forth at
design stage of the system.
Obtain SPICE readable netlist(s)
that reflect on the system's charac_
teristics.
Maintain focus on the research by
designing an experiment that will
only concentrate on the important
aspects of it. Also, determine one or
more hypotheses to be tested next.
Gathering of data and double-check
SPICE-deck's LSLs, USLs & Targets.
Give meaning to results obtained by
simulation.
Understand the aftermath of effects
that system performance causes on
any issue of interest to the environ_
ment where the study is undergone.
8.2 Conclusions
8.2.1 Regarding The Methodology
Thorough considerations have been provided to methodically
characterize any system depending on the vital components that make it
up. Brief or extended discussions have been made for each of the steps
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of the method, depending on the knowledge base that is required to
conduct such studies in the VLSI IC field in order to assess system
performance and be able to predict accurately and precisely what
characteristics the system will have from prior manufacturing and design
considerations. Nevertheless, there is room for improvement and for
future research work to provide with more extensive sets of tools to deal
with the problems encountered in any particular phase of such an
investigation.
This methodology provides simple tools to extract the parameters
needed, perform statistical descriptions of their distributions, determine
their capability and shape, understand the fundamental concepts behind
both the process and the product, design an appropriate experiment that
proves affordable and efficient, gather simulation data using tools such
as SPICE, analyze the data resulting from the simulations and assess
the repercussions that the characteristics of the system will have. This
is a simple method, which attacks the problems associated with each of
the steps in a complete manner and obtains the information required to
further continue the methodology after each step.
It does not, however, provide a set of powerful tools that could
attack specific problems that will be encountered in each of the steps. It
gives certain basic techniques and tools which will direct the investigator
to find more information that could lead to a satisfactory solution. Or,
if it cannot provide the path to a solution , it will
provide the path to a
better understanding of the
problem involved at each step for a particular
system and will direct towards sources
which can deal with the problem
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more thoroughly.
It is a general method. As mentioned before, in section 2, it is
impossible to provide detailed and specific procedures for solving the
challenges of each step without losing the intended flexibility and
possible outreach. Moreover, the method assumes certain amount of
familiarity and/or expertise in certain areas, because without this
familiarity most of the steps will be confusing and too complex to handle
properly. If there is no expertise in the subject matter of each of the
steps, the methodology assumes that there will be expert support and
supervision overlooking the work done to achieve the particular
objectives of each step, and therefore, the overall process to characterize
a system.
The methodology does not deal with the design of either the
semiconductor process or the VLSI system to be studied. These are
matters that should be dealt with separately once testing of the process
with a test chip has been done thoroughly. On
the other hand, it will
deal with the progressive improvement of both of the above by pointing
out the relationships that exist between processing and product design.
One more assumption made by this method is that of being able to
obtain the necessary data for each
of the considerations it tackles
(manufacturing realities and design
specifications).
The method does not concentrate on particular software tools, but
they are used or
mentioned because of the author's familiarity with
them. Nevertheless, lacking proper software will
hinder the extent in
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which the methodology can properly characterize the system of interest
in an accurate, precise and reliable manner. Furthermore, the software
tools allow for more modeling capacity to be explored and statistically
scrutinized.
Finally, the method leads towards the assessment of
manufacturability of a product in a particular environment. It points
out the shortcomings of either the product or the process to
accommodate for smooth interactions to occur. Also, it tends towards a
feedback loop where more detailed analysis either concentrating or
expanding the number of variables can be undertaken. It will eventually
state the repercussions of the characteristics of the process-product
interactions and system performance in other areas that surround the
engineering environment, such as cost of ownership, cycletime reduction
and others of financial and managerial nature.
8.2.2 Regarding The Case Study
The nMOS Inverter system, even though fundamentally simple,
proved to be quite a challenge to the methodology. That is, it proved to
be an indicator for those areas that need to be addressed in order for this
methodology to be sound and robust.
This represents a dependency of the methodology on certain
conditions. These conditions are pointed out in the previous subsection
of this chapter. Nevertheless, there are some areas of specific concern
that will be discussed In the next section of this chapter.
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As far as the characterization of the nMOS inverter, there was a
high degree of success from this methodology's standpoint. Analysis of
SPICE, HSPICE, the mathematics ofMOSFETs and of the nMOS inverter
per se gave a good indication of which are the most prevalent variables
that influence the good operation of the system.
Thanks to acquired knowledge with respect to the R.I.T. nMOS
version 2.0 process, a simple way to determine which processing steps
influenced the variables chosen in the first step was outlined. Even
though the overall outcome of the heat treatments, chemical treatments
and physical conditions in which ICs are manufactured has an effect on
the performance of the product, certain operations have a particularly
strong influence on particular parameters. These particular steps were
identified and the measured data for each of them was gathered using
database querying systems available for such purposes.
Simple descriptive statistics were calculated for each of these
samples of measurements, as well as determination of the capability
under which the operations (and results) exist. Since there were only
three variables (tox, Rs and Xj), the capability fully concentrated on each
of them, without regard towards further reducing the number of causes
to manageable levels, because the number is already manageable. It was
observed that all these variables had high degrees of variability, means
far from target levels (except for RJ and very low capability indexes.
Once the general viewpoint was established for the system of
choice, the design was considered,
studied and understood from the
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designer's viewpoint. It was found that no specifications were set out in
this design, which was disappointing, and yet expected. It is rare to see
that design considerations of variability are studied when a VLSI system
is simulated and verified (at least in the authors experience). This
hindered the characterization study since no comparative analysis other
than that of specific values would be possible from a statistical
standpoint. Moreover, LPE was not possible under the Mentor Graphics
IC verification toolset. The reasons for this included the fact that
CheckMate
only allows for CMOS systems to be parametrized. It does
not provide for a depletion mode device definition. Also, the parasitics
extraction would be impossible, even in CMOS systems, because
MaskPE
is a T. I. Corp. licensed software tool that is not available
without a large monetary investment.
To get around this problem, MOSIS nMOS definitions and models
were used under a k=2 pm design rule setting, as well as HSPICE's
enhanced capability over regular SPICE. Next, a designed experiment
was planned and defined. A three-level three-factor design was chosen
for reasons applicable to the study of the parameters from lower
specifications to upper specifications. It was decided that due to the
extensive amount of variability in the process, the lower level and the
upper level would be set to only -2o and +2o respectively.
HSPICE H9000D was used to simulate the circumstances designed
into the Box-Behnken experiment. Results were obtained for all except
the time delay due to problems that were not circumvented in a
satisfactory manner.
It was found that the Ring Oscillator simulation
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would converge to a stable state and after several time consuming
attempts, the matter was decided to be inconclusive. In any case, most
of the results proved to be good, and variations were noted.
Problems got out of hand in the analysis section of the
methodology. Due to the lack of design-stage specifications (LSL, USL,
Target), proper variability simulation runs using standard (such as
MOSIS) files at design-phase and complete non-existance of test data at
manufacturing-stage, comparative analysis was impossible to be made.
Therefore, inconclusive statistical results exist. The only possible
analysis was a point analysis, i.e., that in which single values are
checked against the single values given by the designer.
Finally, assessments of manufacturability were given on a limited
basis, as well as with regard to other subjects being affected by
performance of the system. The reason for this is that of the
inconclusive nature of the analysis. Certainly, it was noted were the
methodology lacked robustness, but this robustness is not directly
related to the theoretical basis on which the method stand. It is rather
dependent on the environment in which the method is used and how
favorable the conditions are for its intended objectives. Therefore, a set
of recommendations is necessary to address this environmental factors
that affect the methodology and without which this method proves
cumbersome and inconclusive.
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8.3 Recommendations
Some subjects need to be addressed and certain amount of work
should be done in the future to fill in the gaps which presently exist and
were noted as environmental flaws towards the methodology proposed in
this document. This is either a flaw on the methodology by not taking
these circumstances into account, or there is a real need to solve these
challenges to create appropriate conditions for this method to be used.
The subjects are:
1 . ) LPE needs to be expanded to accommodate for systems of various
technological configurations, such as CMOS, BJT, BiCMOS and
maybe nMOS (even though this is an old technology, but still a
good learning tool in academic environments). Also, obtain such
software to be able to extract parasitics, which turn out to be very
important in the performance modeling of any system.
2.) Design specifications and pre-manufacturing simulations to
accommodate for appropriate comparison points for after
manufacturing analysis, as well as the use of the method for
performance prediction and improvement set forth in this thesis.
3.) Set specification limits for each measurement made across all the
fabrication processes currently running at the R.I.T. Fab to ease
the strains put forth on the descriptive analyses and capability
studies to be performed in future endeavors.
4.) Metrology Characterization and gauge capability should be worked
throughout the fabrication facility in order to rule out effects due
to poor, inaccurate, imprecise, unreliable and non-repeatable
measurements.
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5.) Capability analysis shown in the appendixes of this thesis should
be analyzed carefully, and variability reduction measures should be
taken across the R.I.T. Fab. This includes the protection against
erroneous data from entering the MESA system, by properly
installing safeguards against such occurrences.
6.) A serious need to obtain product parameter values after completion
of the processing is noted. There needs to be test data for each
and every one of the parameters that are to be used in modeling
(using SPICE, HSPICE, Accusim, or any others). Without these
data, comparative statistical analyses are useless.
7.) Non-normal distributions are common in IC processing. They
require novel methods and techniques for analysis and use in
capability determinations and statistical inferences (as stated in
table 7). These are to be studied and appropriate training is to be
provided for future endeavors, maybe by the C.Q.A.S. at R.I.T.
8.) More in-depth research efforts will be required for more complex
systems. Therefore, favorable conditions are in need if results and
robust conclusions are to be obtained from this methodology.
9.) Due to its dependence on threshold voltage, noise margins should
be investigated in future efforts. That is, the effects of threshold
voltage and Indirectly of the fundamental variables studied in this
thesis (or others), should be considered having the noise margins
as response variables.
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APPENDIX A
GuggenheimWafer Sizing Machine Definition
(From reference 113])
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Machine Definition







1 . Wafer Transportation System
2. Grinding Component System
3. Work Holding System
4. Rinse and Dry System
5. Thickness Gauging System
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Machine Definition
Step 1 . Describe Functional Characteristics ofMachine under study
Description
1 . Wafer Transportation System -
The wafer transportation system automatically unloads wafers from a
cassette, transports the wafers from station to station and automatically
loads the wafers into a receive cassette when processing is complete.
2. Grinding Component System
The grinding component system is comprised of a 1st cutter, 2nd cutter
which are driven by a programmable motor of variable speed
(100-5000 rpm). The z-axis is programmable and is made up of two
steps, the z and z'. The z has a variable feed rate of 1-100 microns per
second, the
z'
has a variable feed rate of 1-50 microns per second.
Polish time is also programmable, from 0-20 seconds.
3. Work Holding System
The work holding system is made up of a programmable variable
speed vacuum chuck, which operated in the range of 10-500 rpm.
4. Rinse and Drying System
The rinse station has a vacuum chuck with dual variable speed,
100-5000 rpm. It sprays D.I. water to rinse, and spins dry.
Wafer Gauging System
The wafers are gauged after they are sized using a
contact thickness
gauge.
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Machine Definition
Step 2. List the distinguishing qualitative features added to the








What kind of data are available in these Response Variables ?
Attributes Data:
Variable Data:





Response Tvpe of Data
Property
of Data Measurement Scale
1. Thickness Variable Continuous Ratio
2. Strength Variable Discrete Ratio
3. Flatness Variable Continuous Ratio
4. Surface Finish Attribute Discrete Ordinal
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Machine Definition
Step 3. List the independent variables internal to the machine (Factors).







1st Cutter Spin Speed
1st Cutter Polish Time
1st Cutter z Rate




2nd Cutter Spin Speed
2nd Cutler Polish Time
2nd Cutter z Rate











Rinse and Drying System
Vacuum Chuck
Vacuum Chuck Rotational Speed
Vacuum Pick &. Place
DJ.Water Pressure Spray
Suction When Spin Dry
Wafer Gauging System
Gauge Capability
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A modified Cause and Effect diagram, like the one below can help organize the
inputs from a brainstorming session to identify the independent variables in
each Functional Characteristic of the machine under study.
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Step 4. Form a Cause And Effect Cross-reference Table between






E/riWV-EOO UATAClLll 151 UDY Date
CXrP CROSS-REFERENCE
Operation
Responsible Person TABLE Equip #
f
MACHINE^ROCESS




















1st Cutter Spin Speed
Ut Cutter Palish Time
I *t Cutter r Rate
Ut Cutter Ahranive Cnnrentrntim Place the Independent
Variables in any order
or
group them by machine
functional characteristic
Ut Cutler r' Rate
2nd Cutter Spin Speed
2nd Cutter Pnlhh Time
2nd Cutter 7 Rate
2ndCutter A hrative Cnnrentrni inn
Cin'ndinp Fnrre_
Cnmpnu'tinn nfHnldeL-
Rntntinnnl Speed of ffaider
Flntnew nfHnldej . ,
Hold dntvn prmure
Cutting T.uhrirnijl .
Shnrpnet* qfCutten. . _..
Vacuum Chuck Dry & Rin<;e
Varuum Chuck Snindlem
Vacuum Pirk & PIqce.
DI Water Pressure Snrav
Surtinn when Snin Drv
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Mark with an
'X'
the independent variables that you theorize
influence the variability of the response variable.
J. 4 A rTTTNisro
Study #
rrogram























1st Cutter Spin Speed X X X
1st Cutter Polish Time x X X
1st Cutter zRate X X X X
1st CutterAbrasive ConcentratitmX X x x
1st Cutter
z'
Rate X X X X
2nd Cutter Spin Speed X X X
2nd Cutter Polish Time X X X X
2ndCutter z Rate X X X x
2nd CutterAbrasive Concentrat orK X X X
Grinding Force x X
Composition ofHolder
Rotational Speed ofHolder X X X




Vacuum Chuck Dry & Rinse
Vacuum Chuck Spindle
Vacuum Pick & Place
DIWater Pressure Spray X
Suction when Spin Dry
Gauge Capability x
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1st Cutter z Rate X X X X 4
1st CutterAbrasive Concentrati '"X X X X 4
tst Cutter
z'
Rate X X X X 4
2nd Cutter Polish Time X X X X 4
2nd Cutter z Rate X X X X 4
2ndCutterAbrasive Concentrai iorX X X X 4
1st Cutter Spin Speed X X X 3
1st Cutter Polish Time X X X 3
2nd Cutter Spin Speed X X X 3
Rotational Speed ofHolder X X X 3
Grinding Force X X 2
Flatness ofHolder X X 2
Cutting Lubricant X 1
DIWater Pressure Spray X 1









Vacuum Chuck Dry & Rinse
Vacuum Chuck Spindle
Vacuum Pick & Place
Suction when Spin Dry
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Machine Definition
The Cause & Effect Cross-reference Table helps to identify the independent
variables that are:
Most important for the machine, and
o Most important for each dependent (response) variable.
The independent variables are in:
o Rank-order of importance, or






























1st Cutter zKate X X X x 4
1st CutterAbrasive Cone x X X X 4
1tt Cutter
z'
Rate X X X X 4
2nd CutterPolish Time X X X X 4
2nd Cutter z Rale X X X X 4
2nd CutterAbrasive ConrX X X X 4
1st Cutter Spin Speed X X X 3
1st Cutter Polish Time X X X 3
2nd Cutter Spin Speed X X X T
Rntatinne! Speed nfHa'-* riff X x 1
. Grinding.Force X X ?
Flatness ofHolder X X 2
Cutting Lubricant X 1
DI Water Pressure Sprf\ X 1
Gaufe Capability X 1








Vacuum Chuck Dry & R 'nse
Vacuum Chu(k Spindle
Vacuum Pick & Place
Suction when Spin Qry .
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APPENDIX B
Theory-based Reduction to Vital Few
Causesfor the nMOS Inverter's Performance
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2. Process and Device ParameterTargets
MOSIS insists that all NMOS fabricators meet the following Scalable NMOS Process and Dev
ParameterTargets:
PARAMETER UNITS ENHANCEMENT DEPLETION




















7. DEL I (drawn-effective) microns
01.5 01.5




10. DRAIN BREAKDOWN volts
>20 >20
11. METAL FIELD THR.
volts >10 >10
12. POLY FIELD THR.
volts >7 >7
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(com.)
PARAMETER UNITS












17 C *V .035.050
18 C (junctbott.) *V .09.15










METAL CURRENT DENSITY LIMIT 1.0 mA/um
(of conductor width)
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3. SPICE Parameters
The following are three sets of SPICE parameters that were extracted from three different MOSIS
fabrication funs (M43D: M46L, M48U). These parameters are typical of the current MOSIS fabricator
base. The parameters will be revised as we gain further experience with these fabricators. Users
should note that the SPICE model parameters are obtained via transistor DC curve fitting using a
parameter optimizer. These Level 2 parameters are treated as empirical parameters allowing the
optimizer to change parameters for best curve fit to measured transistor curves without regard for
consistency with the parameter targets listed above. The simulated test circuit (inverters and ring
oscillator) performance is accurate to within 10% to 20% of measured performance. Because of the
empirical nature of the DC parameters, it is possible that there will be larger errors observed in
simulating certain kinds of dynamic circuits that depend upon accurate AC
capacitor model
information. New parameter measurement equipment is being added to the MOSIS test facility along
with revised model parameter extractor/optimizer methods which will greatly improve simulation
accuracy of dynamic circuits.
Typical SPICE parameters for the MOSIS NMOS process are:
spice $t *:




kSU6'2.0eC:ei4l V70l. 14181 KP'3730740E-05 GAMMA.O. 628661
-PHJ.0.60000C UO'300.000 UEXP'l ".C01000E-03 UCRlT'l .
OOO00OE-06
-DELTA. 1.1565* VMfcX. 100000. XJ-1.31233U
LAMBDA.* 10U67E-02 ,
NFS'l.B0226eE-12 NEFF1.0010C0E-02 NSS'O . 000000E-00
TPG'l. 00000
/~^~~) cT














PH10 60000C UO'SOC 000 UEXP-1.C010OOE-03
UCRIT'804753. (Z)0~^
-DELTA. 2 79625 VMAX. 674713. XJ-C.600132U
LAMBDA. 1 . 00O0OOE-06 V^
-NFS'4 '10000E+12 NEFF.1.001000E-02 NSS'O
.
OOOOOOE-OO TPG'l. 00000
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MODEL PARAMETERS:
Level = 3
COX = calculated from TOX
KAPPA = default value
KP = see SPICE set #1 value on previous sheets from MOSIS
TOX = variable!!!
VMAX = see SPICE set #1 value on previous sheets from MOSIS
DEL = neglected
LD = see SPICE set #1 value on previous sheets from MOSIS
LREF = neglected
WD = neglected
WMLT = default value
WREF = neglected




DELTA = see SPICE set #1 value on previous sheets from MOSIS
ETA = neglected





NFS = see SPICE set #1 value on previous sheets from MOSIS
NSUB = 3.1E+14 (from average of step 2 Rgh and a conversion table)
PHI = calculated from NSUB





UO = see SPICE set #1 value on previous sheets from MOSIS
ACM = 3
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JS = 1E-04
JSW= 1E-10
IS = default value
N = default value
NDS = default value
VNDS = default value
CBD = calculated from CJ and AD
CBS =
"
CJ = see SPICE set #1 value on previous sheets from MOSIS
CJSW = see SPICE set # 1 value on previous sheets from MOSIS
CJGATE = neglected
FC = default value
MJ = see SPICE set #1 value on previous sheets from MOSIS
MJSW =
PB = default value
PHP = default value
TT = neglected
RD = 700 H (typical value)
1RDC =10 (typ. val. averaged from all contacts related to source region)
RS = 700 0, (typical value)
RSC = 1 fl (typ. val. averaged from all contacts related to dram region)
RSH = variable!!!
LDIF =1/8 of geometric length drawn (approximated)
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IIRAT = neglected
CAPOP = 9
CGBO = see SPICE set #1 value on previous sheets from MOSIS
CGDO = see SPICE set #1 value on previous sheets from MOSIS
CGSO = see SPICE set # 1 value on previous sheets from MOSIS
METO = neglected
CF1 = default value
CF2 = default value
CF3 = default value
CF4 = default value
CF5 = default value
CF6 = default value
CGBEX = default value
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ELEMENT PARAMETERS:
AD = from layout
AS = from layout
DTEMP = neglected
GEO = 1 for depletion transistor and 2 for enhancement transistor
L = from layout
mname = one for each transistor
M = 1 (no multiple devices)
Mxxx = one for each transistor in netlist
nd = set for each transistor node
ng
= set for each transistor node
ns = set for each transistor node
nb = set for each transistor node
NRD = from layout
NRS = from layout
OFF (for enhancement devices only as a initial condition)
PD = from layout
PS = from layout
IC = vds, vgs, vbs (initial conditions for transistors if necessary)
W = from layout
.OPTIONS SCALE = 1E-6 for microns
Remember that all the above values are to be given in units given in
table 1.
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Methodology Step #1 Details
Using nMOS inverter theory, scrutiny of the inverter's mathematical





Starting with Vlnv, let us define it as explained by techniques 2 and 3
and then identify the mam
"players"
with help of the Pareto principle
(technique 1).
1.)
Vinv = Vtpd + [(Vdd
- Vout)/((5inv)i/2 such that plnv = (W/L)pd/(W/L)pu
Vdd is constant
Vout is assumed to be 0.5Vdd
W is actually Weff which considers all effects from non-idealities of
lithography.
L is also actually Leff
from HSPICE Manual pg. 7-84:
Weff = M(WscaledWMLT + XWscaled
- 2-WDscaled)
Leff = LscaledLMLT + XLscaled
- 2(LDscaled + DELscaled)
such that Wscaled = WSCALE and Lscaled = LSCALE and W. L and
SCALE are specified. W and L come from layout geometry. The rest are
parameters that account for the reality of semiconductor diffusion,
etching and masking
effects as well as shrinking or multiplicity of
devices. Everyone of these parameters are constant, except for
WDscaled, LDscaled, XWscaled and
XLscaled. These four parameters
depend on circumstances that occur usually in
semiconductor
processing. Nevertheless, XW & XL are ignored for their importance is
not recognizable without
further study. The other two are heavily
dependent on the metallurgical junction
depth of diffusions, XJ. This
parameter tends to vary in a normally
distributed manner (if implanted
and heat treated or annealed
afterwards). Thus, it should be considered
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carefully.
Vtpd is the threshold voltage of the enhancement (or pull-down) device.
The formula for this is found on page 22 (Chapter 2). Another version
(for a level=3 model in HSPICE) is found on page 7-84 of the manual.
Vth = vbi
-
l(8.14E-22-ETA)/(COX-Leff3)l-vds + GAMMAfs(PHI + vsb)i/2
+ fs(PHI + vsb) such that
vbi = Vfb + PHI
vfb = ^ms - I(q-NSS)/COX] + DELVTO
^ms = type[-TPGvtln(NGATE(106)/ni) - 0.5-PHI]
type = +1
TPG = +1
NGATE = constant defaulted value
PHI = calculated from NSUB
NSS = constant (as shown in previous pages)
DELVTO = neglected
COX = eox/TOX
TOX = thickness of gate
ETA = default value above mentioned
GAMMA = COX1(2qeslNSUB)/2 and is proportional to TOX
fs is proportional to XJscaled
Thus, for Vinv alone, the most recurrent and fundamental (because of the
trace of equations back to them) variables are XJ and TOX.
Gain: it is defined as the square root of the ratio of the pull-down
MOSFET process gain factor to the pull-up MOSFET gam factor. That
is,
Gain = [(W/L)pd/(W/L)pu]i/2
As seen in the discussion for inversion voltage, both W and L are
actually the effective width
and length of each device. Thus, they are
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dependent on geometrical design and actual processing
non- idealities. It
was found there is a proportional relationship to XJ. Thus, other than
this relationship, none other than the channel modulation X influences
this metric. Nevertheless, X is not considered at all in the level=3 model.
Propagation delay (td): it is limited by the speed at which the load or
parasitic capacitances in the circuit can be charged or discharged during
a transition between states. All the device capacitances are voltage
dependent and most of the time all capacitive effects can be summed up
to form a single load capacitance. Also, the time delay can be viewed as
either the charge or the discharge time for the inverter.
The discharge delay, tphl (high-to-low) Is given by:
tphl = [CTOT/(2-ABS(Iavg))l-(Vh.V1)
The charge delay, tplh (low-to-high) is given by:
tp,h = [CTOT/(2ABS(Iavg))](Vh
- V.)
In both instances the average current through the inverter varies.
On the other hand, resistances play a more sublime role in this metric.
Resistances are more apparent when considering interconnect layers, one
at a time, as well as the depleted channel under the
gate. For each




quantity varies considerably during the
transitions that occur in an
Inverter for each of the devices that form it. It is heavily dependent on
XJ, n (mobility of the majority
carriers), TOX, and every variable the
threshold voltage is dependent on. Therefore, TOX and
XJ are again the
most recurrent variables in this
analysis.
Considering each layer
of the structure, sheet resistance, contact
resistance, current crowding
resistance and ohmic resistance of the layer
play important
roles. Here, sheet resistance tends to be a value
between
20 and 100 ohms. It Is
important to notice that contact resistances and
ohmic resistances will
also be in ranges of 1 a to several hundred ohms.
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Nevertheless, it is easier to just consider the sheet resistance to vary as
it does in the nMOS process and extract the propagation delay from a
ring oscillator structure by the relationship
td =
(2/-N)-i
such that f is the operational frequency of the structure and
N is the odd number of inverters that constitute the
structure.
As far as the I-V relationships are concerned, a more detailed discussion
can be found in Chapter 2.
With these concepts, a summary table can be found in the body of the
thesis (table 5).
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APPENDIX C
RIT nMOS Process v. 2.0 Instructions Listing
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Work Spec ID/rev
Step Operation Center Spec Description
i.00 IDOi SCRIBE TEST NMOS-IDOi
NMOS IDOi
2.00 DEOi 4PT PROBE METAL NMOS-DEOi-START
NMOS DEOi 4PT PROBE
3.00 CLOi RCA CLEAN CLEAN NM0S-CL01-PAD
NMOS CLOi PAD
4.00 0X05 DRY OXIDE DIFF NM0S-0X05-PAD
NMOS 0X05 PAD
5.00 CV02 CVD NITRID CVD NM0S-CV02
NMOS CV02 NITRIDE
6.00 PH03 PHOTOLITH PH0T2 NM0S-PH03-DIFF
NMOS PH03 DIFF
7.00 ET09 NITRIDE PLASM NM0S-ET09-PRE-FIELD
NMOS ET09 NITRIDE
8.00 ET06 OXIDE ETCH WET2 NM0S-ET06-PRE-FIELD
NMOS ET06 PRE-FIELD
9.00 IMOi IMPLANT IMPL NMOS-IMOi-FIELD
NMOS IMOi FIELD
iO.OO ET07 STRIP PLASM NM0S-ET07
NMOS ET07 ASH RESIST
li.00 CLOi RCA CLEAN CLEAN NMOS-CLOi-FIELD
NMOS CLOi FIELD
i2-00 0X04 WET OXIDE DIFF NM0S-0X04-FIELD
NMOS 0X04 FIELD OX
i3.00 GROi GROOVE METAL NMOS-GROi-FIELD
NMOS GROi GROOVE
i4.00 DEOi 4PT PROBE METAL NMOS-DEOi-FIELD
NMOS DEOi 4PT PROBE
15.00 ET09 NITRIDE PLASM NM0S-ET09-P0ST-FIELD
NMOS ET09 POST-FIELD
i6.00 ET06 OXIDE ETCH WET2 NM0S-ET06-P0ST-FIELD
NMOS ET06 POST-FIELD





"rocess/rev NMO< 2.0 RIT NMOS PROC!!
Step Opera t i on
17.00 CLOi RCA CLEAN





23.00 ET06 OXIDE ETCH
24.00 CLOi RCA CLEAN
2'u.OO 0X06 DRY OXIDE
26.00 GROi GROOVE
27.00 DEOI 4PT PROBE
2S.00 PH03 PHOTOLITH
29.00 ET06 OXIDE ETCH
30.00 E'l'07 STRIP
31.00 CLOi RCA CLEAN
32.00 CV01 CVD POLY
33.00 DI04 N-TYPE ~D1F
34.00 DEOi 4PT PROBE
35.00 ET06 OXIDE ETCH
36.00 PH03 PHOTOLITH







































































































F'rcicess/rev NMOS 2.0 RIT NMOS PROOF
Work Spec ID/rev
Step Operation Center Spec Description
39.00 IMOi IMPLANT IMPL NM0S-IM01-DS
NMOS IMOi DS
40.00 CV03 CVD SF'INON CVD NM0S-CV03
NMOS CV03 GLASS
41.00 PH03 PHOTOLITH PH0T2 NM0S-PH03-CC
NMOS PH03 CC
42.00 ETOi STEP ETCH WET2 NM0S-ET01-CC
NMOS ETOi ETCH CC
43.00 ET07 STRIP PLASM NM0S-ET07
NMOS ET07 ASH RESIST
44.00 GROi GROOVE METAL NMOS-GROi-BPSG
NMOS GROi GROOVE
45.00 DEOi 4PT PROBE METAL NMOS-DEOi -BPSG
NMOS DEOi 4PT PROBE
4.!;. 00 ME01 AL DEPOSIT METAL NM0S-ME01
NMOS ME01 ALUMINUM
47.00 PH03 PHOTOLITH PH0T2 NM0S-PH03-METAL.
NMOS PH03 METAL
WE "I 2 NM0S-ET05
NMOS ET05 METAL E f'CH
PLASM NM0S-ET07









* x End of Report * * *
*
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APPENDIX D
nMOS 2.0 MESA Database Control Charts
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Instruction 25 data






























































Any values equal to zero or >1500Awere discarded.
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Any values < .75 /mi and > 3.0 fim were discarded.





Lot nurr.Der Val ue L9301 15
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fc . .1 90
34 . 000
Any values > 100 fl/sq. and < 1 Q/sq. were discarded.
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APPENDIX E
Statistical Description & CapabilityAnalysis of
nMOS v. 2.0 Process Measurements
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Step 25 - GateOride Growth
| DEFINED g|
\ Target 700 00 j
USL 850.00





Std Z*v 226 95
Count 55
Mix Val 1384 00
Mn VaJ 46300
ffonge 921 00 j
|| CAPABILITY
\ 039 |
1 K 2 33
1 Q> 0.22 |
X k 0.85 |
\ Q* 0 03 |













L900320 700 00 1






L910121 1083 00 |
Histogram
Histogram
Group Count MIN MAX
1 10 463 00 59^57
2 11 595 57 726 14
3 14 72714 857 71
4 6 858 71 98929
5 5 990.29 1120 86
6 8 112186 1252 43
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CapabilityAnalysis (nKfOS2.0process)
Step25-GateQtide Growth (continued)
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| ir 4.08
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Group Count M1N MAX
1 i 33 197 15 70
2 ! 2 16.70 29 44
3 4 3044 4317
4 1 44.17 56 90
f 5 3 57.90 70.63
6 i 1 7163 84 37
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Group Count MJN MAX
1 3 4.52 7.43
2 3 7.44 10.33
3 1 10.34 13 24
4 3 13.25 1614
5 6 16.15 19 05
6 0 1906 2195
7 2 2196 2586
Histogram
IIMJLmJU I
12 3 4 5 6 7
InitialSheetResistance

















Max Val 1596 00

























Group Count M1N MAX
1 2 590 00 i 73371
2 1 734.71 877 43
3 2 87843 1021.14
4 4 1022.14 1164 86
5 5 116586 1308 57
6 2 1309.57 1452.29









































1 L92O702-2 1200 00
Histogram
Group Count i MQN MAX
1 i ; 84500 93500
2 3 936 00 102500
3 2 1026 00 111500
4 3 111600 1205 00
5 0 1206 00 1295 00
6 4 1296 00 1385 00
1 7 4 1386 00 1476.00
JltStOffTtBfl
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j Group Count M1N MAX
1 2 500 00 742 86
2 2 74386 98571
3 5 986 71 1228 57
4 0 1229 57 1471 43
5 3 147243 1714.29
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Main 938b 14 j
Std Dev 776.02 j
Count 14
Max Val. 10660 00
Mm Val 7587.00
\Range 3073 00 j
Q> ~0M j
S k 0 74
Cpk 0 17

















\ Group Count M1N MAX |
1 1 758700 ! 8026.00 j
2 1 8027.00 846500 1
3 0 8466.00 | 8904 00 1
4 5 890500 ; 9343 00 |
5 2 9344.00 i 9782.00 J
6 4 9783 00 | 10221.00 j
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\ Std Dev 0.34
! Count 13






| k #DIV/0! j
















I Group Count MIN MAX
1 1 1.62 1.82
2 0 192 202
3 1 2.12 2.22
4 4 2.32 241
5 3 251 2 61
6 3 2.71 281
7 1 2 91 3.11
Histogram




































Std Dev 139 04
Count 11
Max Val 1340 00 |
Mr) Val 838.00 |




\ Q* 2.61 j













1 Group Count : MIN MAX |
1 1 1 | 838 00 938 40
1









1 5 2 | 1240 60 134100
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Mn Val 800 00
Range 1474 00
(CAPABILITY
cp 0 00 1
k #Drv/o' J
Cfk 090 |
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j STATISTICAL jfr. '. | W$B$&
| Main 1267 00
Std Dev 569.33
| Count 7
\ Max Val 2537 00
1 Mn Val 91400
| Range 1623 00
CAPABILITY
Cp 0 00 |
1
k Drv/o1 J
1 & 074 |
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I Std Dev j 060
| Count 10
j Max Val 2.20
j Mm. Val. \ 0 46
| Range 174











fc 5S^*W- Histogram W%^$$S&1
Group Count : M1N MAX
1 3 i 0.81
2 1 0.91 1.16
3 3 ! 1.26 150
4 1 1 1.60 185


































Mean 163 85 ||
Std Dev 127.04
Count 10
Max Val 380-20 J
Mn Val 2247 1




] Cpk 043 \












i Group Count M1N MAX j
I 1 3 22.47 i 94.02 1
I 2 2 9502 165 56
3 3 166.56 237.11 1
1
4 0 23811 308.65 |






























Std Dev 1158 55 j
Count 9 |
Max Val 700000 |
Mn. Val 306000 |
Range 3940 00 J
CAPABILITY \^HHI ";t;-..
Cp 0 00 1
k DIV/01
Cpk 148 |











Group Count M1N MAX \
1 1 3060.00 3848 00
2 2 384900 4636 00
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Mn Val 78 50
Range 264 80
1 ^ j 0 00 j
j k ! "orv/o1 1
\ Cpk 0.76 |










1 Group Count MIN MAX j
1 1 1 78 50 13146 I
1 2 2 132 46 18442 f
3 1 185 42 23738 1
1 4 2 238 38 290.34 |
| 5 2 29134 34430 j
Histogram
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Sid Dev 2889 96
Count 8
| Max Val 12000 00
| Mn Val 2325 40
\ Range 9674 60
CAPABILITY
| Qp 0 00 1
k | #DIV/0' I
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I Main 752 60
\ Std Dev 23011
\ Count 10
\ Max Val 1000 00
1 \Mn Val 410.00
| Range 590 00
j CAPABILITY
Q 0 00 A
k DIV/01 |
\ Cpk 109 J











Group Count M7N MAX |
1 2 410.00 52800 |
2
'
2 529 00 646.00 |
3 2 647.00 764.00
4 0 765 00 88200 1
5 4 88300 1001.00 j
Qloss 'Etch Rate






I Main 653750 V
| Std Dev 295245 j
1 Count 8
| Max Val 10100 00
| Mji Val 2000 00
















I Group Count MLN MAX |
1 1 1 2000.00 3620 00 |
1 2 2 3621.00 1 5240 00 I
1 3 2 524100 686000 |
1
4 0 6861.00 8480 00 1
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APPENDIX F
VLSI Layouts, Circuit Diagrams, HSPICE Netlists and
Simulation Results






38 and 39 (continued)
D/E mode inverter
small 12 pad
NMOS inverter with gains of 1, 2 and 3
designed with V = 2|ira
700 x 400 >im
Cell 39
Cell 39 contains three D/E inverters, with gains of 1, 2 and 3. The designed inverters use
minimum sized enhancement transistors. The depletion mode transistors have the same
dimensions as the depletion mode transistors in cell 38. These particular inverters use buried
contacts, to connect the gate of the depletion mode transistor to its source.
The output of these inverters should be equivalent to the simulation results for the inverters
in cell 38.
REMARK :
The simulations are performed without alteration of
parameters in the spice model.
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25 (A) (A)vneg = o
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****** h s p i c e h92b.02 10:56:21 27-JUL93 vax
* file: experimental design simulation #1
******
copyright 1990 meta-software,inc. *****site:rochester tech
******
input listing evaluation expires T31213
******
r




submitted as an appendix for the m.s. degree thesis of
* J. Ignacio Gutierrez Topete Espinosa de los Monteros
*
nmos inverter with theoretical gain-2 and lambda-2 micron design rules.





vneg 100 0 dc 0
vpos 200 0 dc 5
vin 10 0 dc 2.5
ml 200 50 50 50 depmod 1-32 w-8 ad-64 as-16 pd-32 ps-20 nrd=16 nrs-4
+ m-1 geo-2
m2 50 10 100 0 enhmod 1-8 w-8 ad-16 as-64 pd-20 ps-32 nrd-4 nrs-16
+ off m-1 geo-1
*
*
.model depmod nmos level-3 kp-3 .281897e-05 tox-828 .2e-10 vmax-674713
+ ld=1.01616u xj-1.89u delta-2 . 79525 gamma-0 .371508 nfs-4 .310e+12
+ nsub-3.1e+14 vto3.78687 uo-900.00 acm-3 js-le-04 jsw-le-10 cj-l.le-04
+ cjsw=5e-10 mj-0.5 mjsw=0.33 rd=700 rdc=l rs=700 rsc=l rsh=23.31 ldif=4
+ hdj.f-28 nss=3.6e+ll tpg-1 . 0 capop-9 cgbo-1.7e-10 cgdo-1.6e-10 cgso=1.6e-10
*
.model enhmod nmos level-3 kp=3 .730740e-05 tox-828 .2e-10 vmax-100000
+ ld-0.826296u xj-1.89u delta=l . 15554 gamma-0 . 6288 61 nfs=l . 902288e+12
+ nsub-3.1e+14 vto-1 . 14181 uo-300.00 acm-3 js-le-04 jsw-le-10 cj-l.le-04
+ cjsw-5e-10 mj-0.5 mjsw-0.33 rd=700 rdc-1 rs-700 rsc-1 rsh-23.31 ldif=l
+ hdif=7 nss-3.6e+ll tpg-1 . 0 capop-9 cgbo-1.7e-10 cgdo-1.6-10 cgso=1.6e-10
*
. dc vin 0 5.1
.print dc i (vneg) , v(50)
.plot dc v(50) (0,5), i(vneg)
.width out-80
.end
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****** h s p i c e h92b.02 10:56:21
27-JUL93 vax
* file: experimental design simulation #1
****** copyright 1990 meta- software, inc. *****site:rochester_tech
******
mos model parameters tnom- 25.000 temp- 25.000
******
***************************************************************************
*** common model parameters model name: 0: depmod model type: nmos
***
***************************************************************************




ld- 1. 02u meters lmlt- 1. 00 wd- 0. meters
wmlt- 1. 00 xl= 0. meters xw 0. meters
lref- 0. meters wref- 0. meters
lref- 0. meters
wref- 0. meters xlref- 0. meters
xwref- 0. meters
lmin- 0. meters wmin- 0. meters
lmax- 0. meters
wmax- 0. meters
2*** threshold voltage parameters
***
vto- -3.79 volts
nss= 360. OOg l/cm**2
phi- 519.66m volts gamma- 371.51m v**0.5
ngate- 0. cm**3 nsub- 3.1e+14 l/cm**3
3*** gate overlap capacitance
parameters
***
cgbo= 170. OOp f /meter
cgdo- 160. OOp f /meter




cgso- 160. OOp f /meter
4*** gate capacitance parameters
***
capop- 9.00 cfl- 0.
cf3= 1.00 volts cf4= 50.00
cf6- 500.00
xqc- 500.00m





5*** diffusion parasitic parameters
acm= 3. 00
jsw 100. OOp amp/m
cbs- 0. farad
c jgate- 500,!oop f/m
pb- BOO.. 00m volts
hdif- 28 .00 meters
rs- 700 .00 ohms
alpha- 0
rdc- 1 !oo ohms


























js- 100. OOu a/m**2
cbd- 0 . farad














6*** temperature effect parameters
tlev= 0 .
tlevc-
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uo- 900.00 cm**2/vs kp- 32.82u a/v**2xj- 1.89u meters
deriv- 1.00
***************************************************************************
*** common model parameters model name: 0:enhmod model type:nmos
***
***************************************************************************
names values units names values unitsnames values units
1***
geometry parameters
ld- 826. 30n meters lmlt- 1. 00 wd- 0. meters
wmlt- 1. 00 xl- 0. meters xw 0. meters
lref- 0. meters wref- 0. meters lref- 0. meters
wref- 0. meters xlref- 0. meters xwref- 0. meters
lmin- 0. meters wmin- 0. meters lmax- 0. meters
wmax- 0. meters
2*** threshold voltage parameters ***
vto- 1.14 volts nss- 360. OOg l/cm**2
phi- 519.66m volts gamma- 628.86m v**0.5





gate overlap capacitance parameters
***
cgbo- 170. OOp f /meter
cgdo- 1.60 f /meter
meto- 0 . meters
cgso- 160. OOp f /meter
4*** gate capacitance parameters
***
capop- 9.00 cfl- 0.
cf3= 1.00 volts cf4- 50.00
cf6- 500.00 xqc- 500.00m
cox- 416. 95u f/m**2
volts cf2= 100.00m volts
cf5- 666.67m
tox- 82.82n meters


































































6*** temperature effect parameters
tlev- 0 .
tlevc-
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****** h s p i c e h92b.02 10:56:21 27-JTJL93 vax
* file: experimental design simulation #1
******
copyright 1990 meta-software, inc. *****site:rochester tech





0 1.2914n 4 .0934
100 .00000m 1.6614n 3 .8347
200 .00000m 2.0839n 3 .5392
300 .00000m 2.5550n 3 .2098
400 . 00000m 3.0700n 2 .8496
500 . 00000m 3.6245n 2 .4618
600 .00000m 4.2143n 2 .0493
700 . 00000m 4.8356n 1 .6148
800 .00000m 5.4849n 1 .1606
900 . 00000m 5.6190n 1 .0668
1 .00000 5.6588n 1 .0389
1 .10000 5.6806n 1 .0237
1 .20000 5.6934n 1 .0148
1 .30000 5.7012n 1 .0093
1 .40000 5.7061n 1 .0059
1 .50000 5.7091n 1 .0038
1 .60000 5.7110n 1 .0024
1 .70000 5.7122n 1 .0016
1 .80000 5.7130n 1 .0010
1 .90000 5.7135n 1 .0007
2 .00000 5.7138n 1 .0005
2 .10000 5.7139n 1 .0004
2 .20000 5.7140n 1..0003
2 .30000 5.7141n 1..0003
2 .40000 5.7141n 1..0002
2 .50000 5.7142n 1..0002
2 .60000 5.7142n 1,.0002
2 .70000 5.7142n 1..0002
2 .80000 5.7142n 1..0002
2 .90000 5.7142n 1..0002








3. 80000 5.7143n 1,,0001
3. 90000 5.7143n 1.,0001
4..00000 5.7143n 1..0001
4. 10000 5.7143n 1.,0001
4. 20000 5.7143n 1.,0001
4. 30000 5.7143n 1.,0001
4. 40000 5.7143n 1.,0001
4. 50000 5.7143n 1.,0001
4. 60000 5.7143n 1. 0001
4. 70000 5.7143n 1. 0001
4. 80000 5.7143n 1. 0001
4. 90000 5.7143n 1. 0001
5. 00000 5.7143n 1. 0001












400.0000m 2 .850 +
500.0000m 2 .462 +
600.0000m 2,.049 +
700.0000m 1,.615 +
800.0000m 1 .161 +
900.0000m 1 .067 +
1.0000 1 .039 -+
1.1000 1,.024 +
1.2000 1..015 +
1.3000 1 .009 +
1.4000 1,.006 +
1.5000 1 .004 +
1.6000 1..002 +
1.7000 1,.002 +
1.8000 1 .001 +
1.9000 1,.001 +
2.0000 1 .000 -+
2.1000 1..000 +
2.2000 1 .000 +
2.3000 1 .000 +
2.4000 1 .000 +
2.5000 1,.000 +
2.6000 1..000 +











3.8000 1 .000 +
3.9000 1,.000 +
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****** h s p i c e h92b.02 10:56:21 27-JUL93 vax
* file: experimental design simulation #1
****** copyright 1990 meta-software, inc. *****site:rochester_tech
******
operating point information tnom- 25.000 temp- 25.000
******
*****
operating point status is all simulation time is 0.
node -voltage node -voltage node -voltage





element 0:: vneg 0 :vpos 0 :viri
volts 0. 5. 0000 2. 5000
current 5, 7142n -5. 7152n 0.
power 0. 28. 5758n 0.




model 0 : depmod 0 : enhmod
id 5,,7131n 5,,7150n
ibs -7,,1960f -4 ,7999f
ibd -19, 1948f -1.,8005f




vdsat 970,,5602m 631 .7628m
beta 8.,7611u 47.,0203u
gam eff 348.,8240m 493 ,2419m
gm 4. , 9319n 7.,5607n
gds 10,,1408u 35.,5080u
gmb 1.,1911n 1., 9118n
cdtot 49,,4097f 12..SOOOu
cgtot 107,,6137f 12 ,8000u
cstot 42,, 6315f 30,,7266f
cbtot 56,,9042f 43 ,3127f
cgs 51,,2697f 11,,8671f
cgd 51.,2495f 12 ,8000u




nMOS Inverter Transfer Range
Due to variations In tox. xj S Rsh









1 1 -stage ringoscillators, designed with V=2, 4 and 10 urn
700 x 1896 urn
The ringoscillators provide the delay in inverters, by way of relating the generated frequency
to the total delay time. The ouputs of the ringoscillators, designed with V=4 and 10 um are not
buffered using a special buffer configuration. These ringoscillators have an extra inverter
configuration between the actual output and the output pad.. The ouputs are labelled 0.
The 2 urn based ringoscillator has as well as an unbuffered (it does have that extra inverter
between the actual ouput and the output pad) as a buffered output using the super-buffer,
designed with V= 4 um. It has the same dimensions as the super-buffer in cell 54. The
super-buffer needs a separate power rail. The inverters in each ringoscillator have a
k-ration of k=4.
Simulation of a series of four inverters show (A is input, Q is output) :
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* file: experimental design simulation #2
******
copyright 1990 meta-aoftware, inc. *****site:rocheater tech
****** input listing evaluation expires '531213
******
r




submitted as an appendix for the m.s. degree thesis of
*
j . ignacio gutierrez topete espinosa de los monteros
* 11 stage ring oscillator made out of 11 nmos inverters all
*
with theoretical gain2 and lambda-2 micron design rules.
*
.option acale-lu ecalm-1 . 0
vpos 3 0 dc 5
* d g s sub
-
order of node connections ! ! 1
ml 2 1 0 0 enhmod 1-8 w-8 ad-16 as-64 pd-20 ps-32 nrd-4 nrs-16
+ off m-1 geo-1
m2 3 2 2 2 depmod 1-32 w-8 ad-64 as-16 pd-32 ps-20 nrd-16 nrs-4
+ m-1 geo-2
m3 4 2 0 0 enhmod 1-8 w-8 ad-16 as-64 pd-20 ps-32 nrd-4 nrs-16
+ off m-1 geo=l
m4 3 4 4 4 depmod 1-32 w-8 ad-64 as-16 pd-32 ps-20 nrd-16 nrs-4
+ m-1 geo-2
m5 5 4 0 0 enhmod 1-8 w-8 ad-16 as-64 pd=20 ps-32 nrd-4 nrs-16
+ off m-1 geo-1
m6 3 5 5 5 depmod 1-32 w-8 ad-64 as-16 pd-32 ps-20 nrd-16 nrs-4
+ m-1 geo-2
m7 6 5 0 0 enhmod 1-8 w-8 ad-16 as-64 pd-20 ps-32 nrd-4 nrs-16
+ off m=l geo-1
m8 3 6 6 6 depmod 1-32 w-8 ad-64 as-16 pd-32 ps-20 nrd-16 nrs-4
+ m-1 geo-2
m9 7 6 0 0 enhmod 1-8 w-8 ad-16 as-64 pd-20 ps-32 nrd-4 nrs-16
+ off m=l geo-1
mlO 3 7 7 7 depmod 1-32 w-8 ad-64 as-16 pd-32 ps-20 nrd-16 nrs-4
+ m-1 geo-2
mil 8 7 0 0 enhmod 1-8 w-8 ad-16 as-64 pd-20 ps-32 nrd-4 nrs-16
+ off m-1 geo-1
ml2 3 8 8 8 depmod 1-32 w-8 ad-64 as-16 pd-32 ps-20 nrd-16 nrs-4
+ m-1 geo-2
ml3 9 8 0 0 enhmod 1-8 w-8 ad-16 as-64 pd-20 ps-32 nrd-4 nrs-16
+ off m-1 geo-1
ml4 3 9 9 9 depmod 1-32 w-8 ad-64 as-16 pd-32 ps-20 nrd-16 nrs-4
+ m-1 geo-2
ml5 10 9 0 0 enhmod 1-8 w-8 ad-16 as-64 pd-20 ps-32 nrd-4 nrs-16
+ off m-1 geo-1
ml6 3 10 10 10 depmod 1-32 w-8 ad-64 as-16 pd-32 ps-20 nrd-16 nrs-4
+ m-1 geo-2
ml7 11 10 0 0 enhmod 1-8 w-8 ad-16 as-64 pd-20 ps-32 nrd-4 nrs-16
+ off m-1 geo-1
ml8 3 11 11 11 depmod 1-32 w-8 ad-64 as-16 pd-32 ps-20 nrd-16 nrs-4
+ m-1 geo-2
ml9 12 11 0 0 enhmod 1-8 w-8 ad-16 as-64 pd-20 ps-32 nrd-4 nrs-16
+ off m-1 geo-1
m20 3 12 12 12 depmod 1-32 w-8 ad-64 as-16 pd-32 ps-20 nrd-16 nrs-4
+ m-1 geo-2
m21 1 12 0 0 enhmod 1-8 w-8 ad-16 as-64 pd-20 ps-32 nrd-4 nrs-16
+ off m-1 geo-1
m22 3 111 depmod 1-32 w-8 ad-64 as-16
pd-32 ps-20 nrd-16 nrs-4
+ m-1 geo-2
- 202 - 3. Ignacio q. 1 1 94.
*
* t
.model depmod nmos level-3 kp-3 . 281897e-05 tox-828 .2e-10 vmax-674713
+ ld-1.01616u xj-1.89u delta-2 .79525 gamma-0 .371508 nfs-4 . 310e+12
+ nsub-3.1e+14 vto3.78687 uo-900.00 acm-3 js-le-04 jsw-le-10
cj-l.le-04
+ cjsw-5e-10 mj-0.5 mjsw-0.33 rd-700 rdc-1 rs-700 rsc-1 rsh-23.31
ldif-4
+ hdif-28 nss-3.6e+ll tpg-1. 0 capop-9 cgbo-1.7e-10 cgdo-1.6e-10
cgso-1.6e-10
*
.model enhmod nmos level-3 kp-3 .730740e-05 tox-828 .2e-10 vmax-100000
+ ld-0.826296u xj-1.89u delta-1 .15554 gamma-0 . 628661 nfs-1. 902288e+12
+ nsub-3.1e+14 vto-1. 14181 uo-300.00 acm-3 js-le-04 jsw-le-10 cj-l.le-04
+ cjsw-5e-10 mj-0.5 mjsw-0.33 rd-700 rdc-1 rs-700 rsc-1 rsh-23.31
ldif-1
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common model parameters model name: 0: depmod model type: nmos
***
***************************************************************************
names values units names values units names values units
1***
geometry parameters
ld- 1. 02u meters lmlt- 1. 00 wd- 0. meters
wmlt- 1, 00 xl- 0. meters xw 0. meters
lref- 0, meters wref- 0. meters lref- 0. meters
wref- 0. meters xlref- 0. meters xwref- 0. meters
lmin- 0, meters wmin- 0. meters lmax- 0. meters
wmax- 0. meters
2*** threshold voltage parameters ***
vto- -3.79 volts nss- 360. OOg l/cm**2
phi- 519.66m volts gamma- 371.51m v**0.5
ngate- 0. cm**3 nsub- 3.1e+14 l/cm**3
3***
gate overlap capacitance parameters
***





capop- 9.00 cfl- 0. volts
cf3= 1.00 volts
cf6- 500.00






cgso- 160. OOp f /meter
cf2- 100. 00m volts
cf5- 666.67m
tox- 82.82n meters
5*** diffusion parasitic parameters
acm= 3.,00
jsw= 100,, OOp amp/m
cbs- 0, farad
c jgate- 500. OOp f/m































js- 100. OOu a/m**2
cbd= 0 . farad
cjsw- 500. OOp f/m
mjsw- 330.00m
tt= 0 . sees




6*** temperature effect parameters
tlev= 0. tlevc-








kf- 0 . af
=
gdsnoi- 1.00






0. eg= 1.11 ev
1.11k deg xti- 0.
0 . v/deg k
trd- 0. /deg
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common model parameters model name: 0: enhmod model type: nmos ***
***************************************************************************









lmlt- 1. 00 wd- 0. meters
xl- 0. meters xw 0. meters
wref- 0. meters lref- 0. meters
xlref- 0. meters xwref- 0. meters
wmin- 0. meters lmax- 0. meters
2*** threshold voltage parameters ***
vto- 1.14 volts nss- 360. OOg l/cm**2
phi- 519.66m volts gamma- 628.86m v**0.5





gate overlap capacitance parameters
***
cgbo- 170. OOp f /meter cgdo- 1.60 f /meter
meto- 0 . meters
cgso- 160. OOp f /meter
4***
gate capacitance parameters ***
capop- 9.00 cfl- 0.
cf3= 1.00 volts cf4- 50.00
cf6- 500.00 xqc- 500.00m
cox- 416. 95u f/m**2
volts cf2- 100.00m volts
cf5- 666.67m
tox- 82.82n meters




































js- 100. OOu a/m**2
cbd- 0 . farad









6*** temperature effect parameters
tlev- 0. tlevc-
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1 !oooou 198 !990m +
2 ,0000u 355 .171m +
3 ,0000u 472 .605m +
4 ,0000u 560 .044m +
5 ,0000u 628 .346m +
6 ,0000u 677 .783m +
7 ,0000u 715 .184m +
8.,0000u 740 .529m +
9 ,0000u 758 .182m +
10 .0000u 769 . 808m--+
11 ,0000u 777 .58 8m +
12 . OOOOu 781 ,801m +
13 ,0000u 783 .736m +
14 , OOOOu 784 .078m +
15 .OOOOu 783 .4 02m +
16 .OOOOu 781 ,863m +
17 .OOOOu 779 .774m +
18 .OOOOu 777 .383m +
19 .OOOOu 774 .799m +
20 .OOOOu 772 - +
21..OOOOu 769 ,283m +
22 .OOOOu 766 ,4 95m +
23 .OOOOu 763 ,715m +
24 .OOOOu 760 ,978m +
25 .OOOOu 758 ,268m +
26..OOOOu 755 ,637m +
27..OOOOu 753 ,055m +
28 .OOOOu 750 ,552m +
29 .OOOOu 748,,099m +
30..OOOOu 745 - +
31,.OOOOu 743 ,417m +




36, OOOOu 732,,865m +
37, OOOOu 730,,932m +
38, OOOOu 729,,070m +
39. OOOOu 727,,253m +
40. OOOOu 725,
41. OOOOu 723.,794m +
42. OOOOu 722.,149m +
43. OOOOu 720,,543m +
44. OOOOu 718,,996m +
45. OOOOu 717,,487m +
46. OOOOu 716. 034m +
47. OOOOu 714.,615m +
48. OOOOu 713. 24 9m +
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51. OOOOu 709.381m + + + + + + + +a +
52. OOOOu 708.176m + + + + + + + +a +
53. OOOOu 706.999m + + + + + + + a +
54. OOOOu 705.867m + + + + + + + a +
55. OOOOu 704.761m + + + + + + + a +
56. OOOOu 703.697m + + + + + + + a +
57. OOOOu 702.659m + + + + + + + a +
58. OOOOu 701.659m + + + + + + + a +
59. OOOOu 700.684m + + + + + + + a +
60 OOOOu ,WW \a \a \a \a t*al
61. OOOOu 698.829m + + + + + + + a +
62. OOOOu 697.947m + + + + + + + a +
63. OOOOu 697.086m + + + + + + + a +
64. OOOOu 696.258m + + + + + + + a +
65. OOOOu 695.450m + + + + + + + a +
66. OOOOu 694.671m + + + + + + + a +
67. OOOOu 693.912m + + + + + + + a +
68. OOOOu 693.181m + + + + + + + a +
69. OOOOu 692.468m + + + + + + + a+ +
70. OOOOu
71. OOOOu
, . . . ,
691.112m + + + + + + + a+ +
72. OOOOu 690.467m + + + + + + + a+ +
73. OOOOu 689.839m + + + + + + + a+ +
74. OOOOu 689.233m + + + + + + + a+ +
75. OOOOu 688.642m + + + + + + + a+ +
76. OOOOu 688.074m + + + + + + + a+ +
77. OOOOu 687.519m + + + + + + + a+ +




686.464m + + + + + + + a+ +
685.473m + + + + + + + a+ +
82. OOOOu 685.002m + + + + + + + a+ +
83. OOOOu 684.542m + + + + + + + a+ +
84. OOOOu 684.100m + + + + + + + a+ +
85. OOOOu 683. 668m + + + + + + + a+ +
86. OOOOu 683.253m + + + + + + + a+ +
87. OOOOu 682.648m + + + + + + + a+ +
88. OOOOu 682.458m + + + + + + + a+ +
89. OOOOu
t\ r\ rs /*\ r\ r\
682.077m + + + + + + + a+ +
90 . OOOOu
91. OOOOu 681.353m + + + + + + + a+ +
92. OOOOu 681.009m + + + + + + + a+ +
93. OOOOu 680.674m + + + + + + +
a+ +
94. OOOOu 680.351m + + + + + +
+ a+ +
95. OOOOu 680.036m + + + + + +
+ a+ +
96. OOOOu 679.732m + + + + +
+ + a+ +
97. OOOOu 679.436m + + + +
+ + + a+ +
98. OOOOu 679.151m + + + +
+ + + a+ +
99. OOOOu 678.873m + + +





total cpu time 14.81 seconds
job started at 11:00:35 27-JUL93
job ended at 11:01:10 27-JUL93
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